Grasping the impact of on-chip inductance

被引：0
|
作者：
Massoud, Yehia [1 ]
Ismail, Yehea [1 ]
机构：
[1] Northwestern University, United States
来源：
IEEE Circuits and Devices Magazine | 2001年 / 17卷 / 04期
关键词：
Computer simulation - Finite difference method - Finite element method - Integral equations - Interconnection networks - Maxwell equations - Performance - VLSI circuits;
D O I：
10.1109/101.950046
中图分类号：
学科分类号：
摘要：
The rapid advancements in process technology and heightening market pressures for functional integration are resulting in large VLSI chips operating at steadily increasing frequencies. Understanding the effects of on-chip inductance in high-speed integrated circuits will be crucial to high-performance design. This paper briefly discusses the importance, physical nature, effects, and extraction issues of on-chip inductance.
引用
收藏
页码：14 / 21
相关论文
共 50 条
  • [41] Analysis of on-chip inductance effects for distributed RLC interconnects
    Banerjee, K
    Mehrotra, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (08) : 904 - 915
  • [42] Min/max on-chip inductance models and delay metrics
    Lu, YC
    Celik, M
    Young, T
    Pileggi, LT
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 341 - 346
  • [43] Layout techniques for minimizing on-chip interconnect self inductance
    Massoud, Y
    Majors, S
    Bustami, T
    White, J
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 566 - 571
  • [44] Bounding bus delay and noise effects of on-chip inductance
    Linderman, M
    Harris, D
    Diaz, D
    SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 167 - 170
  • [45] Analysis of RF flip-chip on-chip inductance with novel measurement technology
    Lee, GA
    Megahed, M
    De Flaviis, F
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1253 - 1257
  • [46] Inductance Modeling for On-chip interconnects using Elevated coplanar waveguide
    Ranjithkumar, R.
    Rajaram, S.
    Raju, S.
    Abhaikumar, V.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 195 - +
  • [47] Modeling and characterization of on-chip inductance for high speed VLSI design
    Arora, ND
    Song, L
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 80 - 85
  • [48] Development of Microwave Kinetic Inductance Detectors for a THz On-Chip Spectrometer
    Brooks, E.
    Barry, P.
    Nie, R.
    Shirokoff, E.
    Filippini, J.
    Connors, J.
    Gradziel, M.
    Mercado, D.
    Spencer, L.
    Tramm, S.
    Trappe, N.
    Zemcov, M.
    JOURNAL OF LOW TEMPERATURE PHYSICS, 2024, 214 (3-4) : 230 - 237
  • [49] Development of Microwave Kinetic Inductance Detectors for a THz On-Chip Spectrometer
    E. Brooks
    P. Barry
    R. Nie
    E. Shirokoff
    J. Filippini
    J. Connors
    M. Gradziel
    D. Mercado
    L. Spencer
    S. Tramm
    N. Trappe
    M. Zemcov
    Journal of Low Temperature Physics, 2024, 214 : 230 - 237
  • [50] On the efficacy of simplified 2D on-chip inductance models
    Lin, T
    Beattie, MW
    Pileggi, LT
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 757 - 762
12345