Glitch minimization and low power FPGA routing algorithm

被引：0

作者：

Huang, Juan ^{[1
,2
]}

Yang, Haigang ^{[1
]}

Li, Wei ^{[1
,2
]}

Tan, Yitao ^{[1
,2
]}

Cui, Xiuhai ^{[1
]}

机构：

[1] System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China

[2] Graduate University of Chinese Academy of Sciences, Beijing 100049, China

来源：

Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2010年 / 22卷 / 10期

关键词：

Cost functions - Routing algorithms - Table lookup;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper describes a routing algorithm that limits the number of glitches in order to reduce dynamic power in FPGAs. The algorithm involves modifying cost function and aligning the arrival time of signals to the inputs of the lookup tables to filter out some glitches. During the same run time, experimental results demonstrate that the proposed method eliminates 23.4% of the glitches, reduces overall FPGA power by 5.4%, while, compared with the VPR, the critical-path delay only increases by 1% on average. Furthermore, the proposed method requires no additional hardware to reduce glitches.

引用

页码：1664 / 1670

共 50 条

[21] Power Minimization for Dynamically Reconfigurable FPGA Partitioning
Tai, Tzu-Chiang
Lai, Yen-Tai
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
[22] GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering
Lamoureux, Julien
Lemieux, Guy G. F.
Wilton, Steven J. E.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (11) : 1521 - 1534
[23] Low-power multicast routing algorithm in green Internet
Zhang, Jin-Hong, 1600, Editorial Board of Journal on Communications (35):
[24] A Low Power Routing Algorithm for Localization in IEEE 802.15.4 Networks
Bergesio, Luca
Tarrio, Paula
Bernardos, Ana M.
Casar, Jose R.
USER-CENTRIC TECHNOLOGIES AND APPLICATIONS, 2011, 94 : 93 - 102
[25] Routing for Power Minimization in the Speed Scaling Model
Andrews, Matthew
Fernandez Anta, Antonio
Zhang, Lisa
Zhao, Wenbo
IEEE-ACM TRANSACTIONS ON NETWORKING, 2012, 20 (01) : 285 - 294
[26] FPGA Implementation of a New Parallel Routing Algorithm
Fatima, Kaleem
Rao, Rameshwar
2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 1235 - +
[27] Pathfinder Algorithm Modification for FPGA Routing Stage
Zapletina M.A.
Gavrilov S.V.
Russian Microelectronics, 2022, 51 (07) : 573 - 578
[28] Improving Pathfinder Algorithm Perfomance for FPGA Routing
Zapletina, Mariya A.
Zheleznikov, Daniil A.
Gavrilov, Sergey, V
PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 2054 - 2057
[29] Light Search Algorithm for FPGA Routing Path
Wang D.
Zhang L.
Lu X.
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2023, 35 (05): : 789 - 795
[30] Intra-Vehicle Network Routing Algorithm for Wiring Weight and Wireless Transmit Power Minimization
Huang, Ta-Yang
Chang, Chia-Jui
Lin, Chung-Wei
Roy, Sudip
Ho, Tsung-Yi
2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 273 - 278

← 1 2 3 4 5 →