Glitch minimization and low power FPGA routing algorithm

被引：0

作者：

Huang, Juan ^{[1
,2
]}

Yang, Haigang ^{[1
]}

Li, Wei ^{[1
,2
]}

Tan, Yitao ^{[1
,2
]}

Cui, Xiuhai ^{[1
]}

机构：

[1] System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China

[2] Graduate University of Chinese Academy of Sciences, Beijing 100049, China

来源：

Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2010年 / 22卷 / 10期

关键词：

Cost functions - Routing algorithms - Table lookup;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper describes a routing algorithm that limits the number of glitches in order to reduce dynamic power in FPGAs. The algorithm involves modifying cost function and aligning the arrival time of signals to the inputs of the lookup tables to filter out some glitches. During the same run time, experimental results demonstrate that the proposed method eliminates 23.4% of the glitches, reduces overall FPGA power by 5.4%, while, compared with the VPR, the critical-path delay only increases by 1% on average. Furthermore, the proposed method requires no additional hardware to reduce glitches.

引用

页码：1664 / 1670

共 50 条

[31] A new optimal routing algorithm for loss minimization and voltage stability improvement in radial power systems
Shin, Joong-Rin
Kim, Byung-Seop
Park, Jong-Bae
Lee, Kwang Y.
IEEE TRANSACTIONS ON POWER SYSTEMS, 2007, 22 (02) : 648 - 657
[32] A DIRECTIONAL COARSE-GRAINED POWER GATED FPGA SWITCH BOX AND POWER GATING AWARE ROUTING ALGORITHM
Hoo, Chin Hau
Ha, Yajun
Kumar, Akash
2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
[33] Low Glitch DET-FF for Low Power Integrated Applications
Singar, Sumitra
Joshi, N. K.
Ghosh, P. K.
2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 1030 - 1034
[34] A novel clock-glitch-attack-proof image encryption algorithm implemented on FPGA
Bonny, Talal
AlMutairi, Farah
Al Nassan, Wafaa
MULTIMEDIA TOOLS AND APPLICATIONS, 2024, 83 (07) : 18881 - 18906
[35] Low-Power FPGA Routing Switches Using Adaptive Body Biasing Technique
Leming, George V.
Nepal, Kundan
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 447 - 450
[36] A novel robust FPGA routing switch box design for ultra low power applications
Pable, S. D.
Hasan, Mohd
INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (01) : 15 - 27
[37] A novel clock-glitch-attack-proof image encryption algorithm implemented on FPGA
Talal Bonny
Farah AlMutairi
Wafaa Al Nassan
Multimedia Tools and Applications, 2024, 83 : 18881 - 18906
[38] Low-power and low glitch area current steering DAC
Kumar, Abhishek
Gupta, Santosh Kumar
Bhadauria, Vijaya
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2022, 29
[39] Simultaneous Data Path Synthesis and Clock Skew Scheduling for Leakage and Glitch Power Minimization
Liao, Hao-Wei
Huang, Shih-Hsu
Yeh, Hua-Hsin
Tu, Wen-Pin
2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,
[40] Total power minimization in glitch-free CMOS circuits considering process variation
Lu, Yuanlin
Agrawal, Vishwani D.
21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 527 - 532

← 1 2 3 4 5 →