Glitch minimization and low power FPGA routing algorithm

被引：0

作者：

Huang, Juan ^{[1
,2
]}

Yang, Haigang ^{[1
]}

Li, Wei ^{[1
,2
]}

Tan, Yitao ^{[1
,2
]}

Cui, Xiuhai ^{[1
]}

机构：

[1] System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China

[2] Graduate University of Chinese Academy of Sciences, Beijing 100049, China

来源：

Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2010年 / 22卷 / 10期

关键词：

Cost functions - Routing algorithms - Table lookup;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper describes a routing algorithm that limits the number of glitches in order to reduce dynamic power in FPGAs. The algorithm involves modifying cost function and aligning the arrival time of signals to the inputs of the lookup tables to filter out some glitches. During the same run time, experimental results demonstrate that the proposed method eliminates 23.4% of the glitches, reduces overall FPGA power by 5.4%, while, compared with the VPR, the critical-path delay only increases by 1% on average. Furthermore, the proposed method requires no additional hardware to reduce glitches.

引用

页码：1664 / 1670

共 50 条

[11] FPGA-Targeted High-Level Binding Algorithm for Power and Area Reduction with Glitch-Estimation
Cromar, Scott
Lee, Jaeho
Chen, Deming
DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 838 - 843
[12] Low Power Placement and Routing for the Coarse-Grained Power Gating FPGA Architecture
Li, Ce
Dong, Yiping
Watanabe, Takahiro
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (12) : 2519 - 2527
[13] A New Hybrid Algorithm for FPGA Routing
Tang, Yulan
Chen, Jianhui
2012 INTERNATIONAL CONFERENCE ON FUTURE ENERGY, ENVIRONMENT, AND MATERIALS, PT B, 2012, 16 : 958 - 964
[14] A new and efficient algorithm for FPGA routing
Liu, Zhan
Yu, Zongguang
Gu, Xiaofeng
ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 1431 - 1436
[15] Solution and Optimization of FPGA Routing Algorithm
Tang, Yulan
Gao, Hao
Yu, Zongguang
INTERNATIONAL CONFERENCE ON FUTURE NETWORKS, PROCEEDINGS, 2009, : 79 - 82
[16] Efficient algorithm for FPGA board routing
Song, X
Dharmadhikari, M
Mohamed, OA
Chrzanowska-Jeske, M
ELECTRONICS LETTERS, 2004, 40 (08) : 469 - 470
[17] Genetic Algorithm for Boolean minimization in an FPGA cluster
César Pedraza
Javier Castillo
José I. Martínez
Pablo Huerta
Jose L. Bosque
Javier Cano
The Journal of Supercomputing, 2011, 58 : 244 - 252
[18] Genetic Algorithm for Boolean minimization in an FPGA cluster
Pedraza, Cesar
Castillo, Javier
Martinez, Jose I.
Huerta, Pablo
Bosque, Jose L.
Cano, Javier
JOURNAL OF SUPERCOMPUTING, 2011, 58 (02): : 244 - 252
[19] New path balancing algorithm for glitch power reduction
Kim, S
Kim, J
Hwang, SY
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (03): : 151 - 156
[20] Reducing power consumption in FPGA routing
Zamani, MS
Esmaili, E
CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 9 - 12

← 1 2 3 4 5 →