Device level 3D integration technologies for high performance/reliability modules

被引：0
|
作者：
Houston, Paul [1 ]
Lewis, Brian [1 ]
Pathammavong, Keck [1 ]
Sparks, Tim [1 ]
Baldwin, Daniel F. [1 ]
机构：
[1] ENGENT, Inc., Enabling Next Generation Technologies, 3140 Northwoods Parkway, Norcross, GA 30071, United States
来源：
Advancing Microelectronics | 2010年 / 37卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：12 / 18
相关论文
共 50 条
  • [41] Novel Bumping and Underfill Technologies for 3D IC Integration
    Sung, Ki-Jun
    Choi, Kwang-Seong
    Bae, Hyun-Cheol
    Kwon, Yong-Hwan
    Eom, Yong-Sung
    ETRI JOURNAL, 2012, 34 (05) : 706 - 712
  • [42] System-in-a-Package Technology for 3D Integration of Radar Modules
    Brebels, S.
    Sun, X.
    Carchon, G.
    Posada, G.
    Dussopt, L.
    Dubois, M. -A.
    Vandenbosch, G.
    De Raedt, W.
    MRRS: 2008 MICROWAVES, RADAR AND REMOTE SENSING SYMPOSIUM, PROCEEDINGS, 2008, : 112 - +
  • [43] LTCC 3D Integration Platform for Microwave and Millimeter Wave Modules
    Vaha-Heikkila, Tauno
    Lahti, Markku
    PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 95 - 97
  • [44] Wafer-level 3D integration technology
    Koester, S. J.
    Young, A. M.
    Yu, R. R.
    Purushothaman, S.
    Chen, K. -N.
    La Tulipe, D. C., Jr.
    Rana, N.
    Shi, L.
    Wordeman, M. R.
    Sprogis, E. J.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 583 - 597
  • [45] Through silicon via technology - Processes and reliability for wafer-level 3D system integration
    Ramm, P.
    Wolf, M. J.
    Klumpp, A.
    Wieland, R.
    Wunderle, B.
    Michel, B.
    Reichl, H.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 841 - +
  • [46] Key process steps for high performance and reliable 3D Sequential Integration
    Lu, C-M. V.
    Deprat, F.
    Fenouillet-Beranger, C.
    Batude, P.
    Garros, X.
    Tsiara, A.
    Leroux, C.
    Gassilloud, R.
    Nouguier, D.
    Ney, D.
    Federspiel, X.
    Besombes, P.
    Toffoli, A.
    Romano, G.
    Rambal, N.
    Delaye, V.
    Barge, D.
    Samson, M. -P.
    Previtali, B.
    Tabone, C.
    Pasini, L.
    Brunet, L.
    Andrieu, F.
    Micoud, J.
    Skotnicki, T.
    Vinet, M.
    2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T226 - T227
  • [47] Studies on Reliability of a 3D System-in-Package Device
    Xi, Jia
    Lin, Kun
    Xiao, Fei
    Sun, Xiaofeng
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 1033 - +
  • [48] Enabling technologies for 3D System on Chip (SoC) integration and examples of 3D integrated structures
    Charlet, Barbara
    Di Cioccio, Lea
    Leduc, Patrick
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 183 - 183
  • [49] Materials and Device Strategies for Nanoelectronic 3D Heterogeneous Integration
    Zhou, Guanyu
    Sun, Tian
    Younas, Rehan
    Hinkle, Christopher L.
    2021 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2021), 2021, : 163 - 166
  • [50] Monolithic 3D Integration Process and Its Device Applications
    Choi, Changhwan
    6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 76 - 78
12345