A monolithic 10 Gb/s clock and data recovery circuit

被引：0
|
作者：
School of Physics Science and Technology, Nanjing Normal University, Nanjing, 210046, China [1 ]
不详 [2 ]
机构：
来源：
Proc. China-Japan Jt. Microw. Conf., CJMW | 1600年 / 481-484期
关键词：
Compendex;
D O I：
2008 China-Japan Joint Microwave Conference, CJMW 2008
中图分类号：
学科分类号：
摘要：
Jitter - Variable frequency oscillators - Demultiplexing - Electric clocks - Oscillistors - Circuit oscillations - Timing circuits - Phase comparators - Recovery
引用
收藏
相关论文
共 50 条
  • [1] A Monolithic 10 Gb/s Clock and Data Recovery Circuit
    Hou Fenfei
    Cao Xiaowei
    [J]. 2008 CHINA-JAPAN JOINT MICROWAVE CONFERENCE (CJMW 2008), VOLS 1 AND 2, 2008, : 436 - +
  • [2] A 10-gb/s CMOS clock and data recovery circuit
    Savoj, J
    Razavi, B
    [J]. 2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 136 - 139
  • [3] A 10 Gb/s burst-mode clock and data recovery circuit
    顾皋蔚
    朱恩
    林叶
    刘文松
    [J]. Journal of Semiconductors, 2012, 33 (07) : 126 - 130
  • [4] A 10 Gb/s burst-mode clock and data recovery circuit
    Gu Gaowei
    Zhu En
    Lin Ye
    Liu Wensong
    [J]. JOURNAL OF SEMICONDUCTORS, 2012, 33 (07)
  • [5] A monolithic 2.5 Gb/s clock and data recovery circuit based on Silicon bipolar technology
    Pallotta, A
    Centurelli, F
    Loriga, F
    Trifiletti, A
    [J]. BROADBAND EUROPEAN NETWORKS AND MULTIMEDIA SERVICES, 1998, 3408 : 183 - 190
  • [6] Clock and data recovery circuit for 10-Gb/s asynchronous optical packets
    Kanellos, GT
    Stampoulidis, L
    Pleros, N
    Houbavlis, T
    Tsiokos, D
    Kehayas, E
    Avramopoulos, H
    Guekos, G
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2003, 15 (11) : 1666 - 1668
  • [7] A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator
    Kreienkamp, R
    Langmann, U
    Zimmermann, C
    Aoyama, T
    Siedhoff, H
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) : 736 - 743
  • [8] A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator
    Kreienkamp, R
    Langmann, U
    Zimmermann, C
    Aoyama, T
    [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 73 - 76
  • [9] A 2.5 Gb/s, low power clock and data recovery circuit
    Du, Qingjin
    Zhuang, Jingcheng
    Kwasniewski, Tad
    [J]. 2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 526 - 529
  • [10] A MONOLITHIC 2.3-GB/S 100-MW CLOCK AND DATA RECOVERY CIRCUIT IN SILICON BIPOLAR TECHNOLOGY
    SOYUER, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1310 - 1313
12345