A monolithic 10 Gb/s clock and data recovery circuit

被引：0
|
作者：
School of Physics Science and Technology, Nanjing Normal University, Nanjing, 210046, China [1 ]
不详 [2 ]
机构：
来源：
Proc. China-Japan Jt. Microw. Conf., CJMW | 1600年 / 481-484期
关键词：
Compendex;
D O I：
2008 China-Japan Joint Microwave Conference, CJMW 2008
中图分类号：
学科分类号：
摘要：
Jitter - Variable frequency oscillators - Demultiplexing - Electric clocks - Oscillistors - Circuit oscillations - Timing circuits - Phase comparators - Recovery
引用
收藏
相关论文
共 50 条
  • [31] A 10-Gb/s Space Sampling Burst-Mode Clock and Data Recovery Circuit for Passive Optical Networks
    Shastri, Bhavin J.
    Plant, David V.
    [J]. 2011 IEEE PHOTONICS CONFERENCE (PHO), 2011, : 937 - 938
  • [32] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology
    Rhim, Jinsoo
    Choi, Kwang-Chun
    Choi, Woo-Young
    [J]. 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 104 - 107
  • [33] A 2.5-Gb/s Clock and Data Recovery Circuit With ΔΣ-Modulated Fractional Frequency Compensation
    Yang, Ching-Yuan
    Lin, Wei-Shuo
    Lin, Jung-Mao
    Wu, Hsin-Ming
    [J]. TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 2460 - 2463
  • [34] A 10Gb/s Inductorless Quarter-Rate Clock and Data Recovery Circuit in 0.13um CMOS
    Hsieh, Chang-Lin
    Chu, Hong-Lin
    Liu, Shen-Iuan
    [J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 165 - 168
  • [35] A 2.5Gb/s Oversampling Clock and Data Recovery Circuit with Frequency Calibration Technique
    Wu, Kai Pong
    Yang, Ching-Yuan
    Lin, Jung-Mao
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1356 - +
  • [36] A 20 Gb/s fast acquisition clock and data recovery circuit in 0.18 μm CMOS
    Modir, Naeeme
    Sheikhaei, Samad
    Foroozande, Behjat
    Soleiman, Elias
    [J]. International Journal of Circuits, Systems and Signal Processing, 2013, 7 (04): : 240 - 247
  • [37] A 40Gb/s clock and data recovery circuit in 0.18μm CMOS technology
    Lee, J
    Razavi, B
    [J]. 2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 242 - +
  • [38] A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers
    Pallotta, A
    Centurelli, F
    Trifiletti, A
    [J]. ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 67 - 72
  • [39] All-optical clock recovery from NRZ data of 10 Gb s
    Lee, HK
    Ahn, JT
    Jeon, MY
    Lim, KH
    Lim, DS
    Lee, CH
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 1999, 11 (06) : 730 - 732
  • [40] A 250-Mb/s to 6-Gb/s Referenceless Clock and Data Recovery Circuit With Clock Frequency Multiplier
    Kim, Ja-Young
    Song, Junyoung
    You, Jungtaek
    Hwang, Sewook
    Bae, Sang-Geun
    Kim, Chulwoo
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (06) : 650 - 654
12345