A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator

被引：81
|
作者：
Kreienkamp, R [1 ]
Langmann, U [1 ]
Zimmermann, C [1 ]
Aoyama, T [1 ]
Siedhoff, H [1 ]
机构：
[1] Ruhr Univ Bochum, D-44780 Bochum, Germany
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2005年 / 40卷 / 03期
关键词：
analog quadrature phase interpolator; chip-to-chip interconnects; CMOS; half-rate clock and data recovery;
D O I：
10.1109/JSSC.2005.843624
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a 10-Gb/s clock and data recovery (CDR) circuit for use in multichannel applications. The module aligns the phase of a plesiochronous system clock to the incoming data by use of phase interpolation. Thus, coupling between voltage-controlled oscillators (VCOs) in adjacent channels can be avoided. The controller for the phase interpolator is realized with analog circuitry to overcome the speed and phase resolution limitations of digital implementations. Fabricated in a 0.11-mu m CMOS technology the module has a size of 0.25 x 1.4 mm(2). The power consumption is 220 mW from a supply voltage of 1.5 V. The CDR exceeds the SDH/SONET jitter tolerance specifications with a pseudo random bit sequence of length 2(23)-1 and a bit-error rate threshold. of 10(-12). The retimed and demultiplexed data has an rms jitter of 3.2 ps at a data rate of 2.7 Gb/s.
引用
收藏
页码：736 / 743
页数：8
相关论文
共 50 条
  • [1] A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator
    Kreienkamp, R
    Langmann, U
    Zimmermann, C
    Aoyama, T
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 73 - 76
  • [2] A 10-gb/s CMOS clock and data recovery circuit
    Savoj, J
    Razavi, B
    2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 136 - 139
  • [3] A 10-gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector
    Savoj, J
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) : 761 - 768
  • [4] A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector
    Savoj, J
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) : 13 - 21
  • [5] Clock and data recovery circuit for 10-Gb/s asynchronous optical packets
    Kanellos, GT
    Stampoulidis, L
    Pleros, N
    Houbavlis, T
    Tsiokos, D
    Kehayas, E
    Avramopoulos, H
    Guekos, G
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2003, 15 (11) : 1666 - 1668
  • [6] A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop
    Rhee, W
    Ainspan, H
    Rylov, S
    Rylyakov, A
    Beakes, M
    Friedman, D
    Gowda, S
    Soyuer, M
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 81 - 84
  • [7] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology
    Rhim, Jinsoo
    Choi, Kwang-Chun
    Choi, Woo-Young
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 104 - 107
  • [8] A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
    Kwon, Dae-Hyun
    Rhim, Jinsoo
    Choi, Woo-Young
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (03) : 287 - 292
  • [9] A 10-Gb/s data-pattern independent clock and data recovery circuit with a two-mode phase comparator
    Nosaka, H
    Ishii, K
    Enoki, T
    Shibata, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 192 - 197
  • [10] 10 Gb/s linear full-rate CMOS phase detector for clock data recovery circuit
    Yu, XP
    Do, MA
    Wu, R
    Yeo, KS
    Ma, JG
    Yan, GQ
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 45 (02) : 191 - 196
12345