Simulation and circuit design of 12.5Gbps High-speed serial received data based on SerDes

被引：0
|
作者：
机构：
[1] He, Qiangmin
[2] Wang, Yang
[3] Xiao, Long
[4] Su, Haohang
来源：
He, Qiangmin (helltic@163.com) | 1600年 / Universidad Central de Venezuela卷 / 55期
关键词：
11;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Optimization and Design of Passive Link with Single Channel 25 Gbps Based on High-Speed Backplane
    Liu, Jie
    Zhang, Kai
    Wu, Qiang
    Peng, Li
    Yao, Kai
    Liu, Hu
    ELECTRONICS, 2021, 10 (15)
  • [42] Architecture and implementation of power and area efficient receiver equalization circuit for high-speed serial data communication
    Song, Hongjiang
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 43 - +
  • [43] SiGe BiCMOS PAM-4 clock and data recovery circuit for high-speed serial communications
    Hsieh, MT
    Sobelman, GE
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 305 - 308
  • [44] Realization of High-speed Serial Data to Parallel Data in Digital Camera
    Zhang, Guangkuo
    Huo, Hailong
    Zeng, Xiangzhong
    Zhao, Fengyuan
    2022 7TH INTERNATIONAL CONFERENCE ON CONTROL, ROBOTICS AND CYBERNETICS, CRC, 2022, : 48 - 52
  • [45] Design of high-speed data acquisition system based on FPGA
    Mu, L
    Bo, M
    ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 467 - 469
  • [46] High-Speed CMOS Track/Hold Circuit Design
    Haruo Kobayashi
    Mohd Asmawi Mohamed Zin
    Kazuya Kobayashi
    Hao San
    Hiroyuki Sato
    Jun-Ichi Ichimura
    Yoshitaka Onaya
    Yuuichi Takahashi
    Naoki Kurosawa
    Yasuyuki Kimura
    Yasushi Yuminaka
    Kouji Tanaka
    Takao Myono
    Fuminori Abe
    Analog Integrated Circuits and Signal Processing, 2001, 27 : 161 - 170
  • [47] Return Loss Optimization of 25-Gbps High-Speed Serial Link on a Multilayer PCB
    Bernardi, Bruno M.
    Endler, Eduardo
    Timm, Diego Augusto
    de Figueiredo, Rodrigo Marques
    Rhod, Eduardo L.
    Ferreira, Sandro Binsfeld
    2021 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE (IMOC), 2021,
  • [48] High-speed CMOS Track/Hold circuit design
    Kobayashi, H
    Zin, MAM
    Kobayashi, K
    San, H
    Sato, H
    Ichimura, JI
    Onaya, Y
    Kurosawa, N
    Kimura, Y
    Yuminaka, Y
    Tanaka, K
    Myono, T
    Abe, F
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 27 (1-2) : 161 - 170
  • [49] High-speed, robust CMOS dynamic circuit design
    Lai, Lianzhang
    Tang, Tingao
    Lin, Yinyin
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (06): : 1006 - 1011
  • [50] FEXT crosstalk cancellation for high-speed serial link design
    Sham, Kin-Joe
    Ahmadi, Mahmoud Reza
    Bommalingaiahnapallya, Shubha
    Talbot, Gerry
    Harjani, Ramesh
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 405 - 408
12345