Simulation and circuit design of 12.5Gbps High-speed serial received data based on SerDes

被引：0
|
作者：
机构：
[1] He, Qiangmin
[2] Wang, Yang
[3] Xiao, Long
[4] Su, Haohang
来源：
He, Qiangmin (helltic@163.com) | 1600年 / Universidad Central de Venezuela卷 / 55期
关键词：
11;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [11] A Circuit to Eliminate Serial Skew in High-Speed Serial Communication Channels
    Sarmah, Mrinal J.
    Azeemuddin, Syed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (12) : 1179 - 1183
  • [12] The design of embedded high-speed serial interface based on SOPC
    Xian, Xiaodong
    Gan, Ping
    Huang, Chao
    Tang, Songsong
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2006, 13E : 4059 - 4062
  • [13] Design of high-speed, high-performance, serial bus data transceiver
    Kuppusamy, SK
    Hasan, SMR
    DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 342 - 351
  • [14] 112Gbps High-speed SerDes Transmitter Based on Duo-Binary Pam4 Encoding
    Tang, Zixiang
    Lv, Fangxu
    Shi, Jianjun
    Zhang, Jinwang
    Wang, Zheng
    Li, Peng
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 73 - 76
  • [15] Analog Circuit and Device Interaction in High-Speed SerDes Design in 16nm FinFET CMOS Technology
    Zhong, Freeman
    Sinha, Ashutosh
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [16] A/D Converter Circuit and Architecture Design for High-Speed Data Communication
    Murmann, Boris
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [17] High-speed data acquisition circuit design of a digital signal analyzer
    Lu, T
    Shi, YB
    Wang, HJ
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1330 - 1333
  • [18] A High-Speed Serial Data Acquisition Scheme Based on Nios II
    Zhang, Wei
    Shen, Jun
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 2417 - 2420
  • [19] A Low-power 3.52 Gbps SerDes with a MDLL Frequency Multiplier for High-speed On-chip Networks
    Kim, Jongsun
    Shin, Hyungsik
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (06) : 658 - 666
  • [20] Survey of design and process failure modes for high-speed SerDes in nanometer CMOS
    Dryden, C
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 285 - 291
12345