Design of thermally aware ultra low power clock generator for moderate speed VLSI chip applications

被引:0
|
作者
Walunj R.A. [1 ]
Pable S.D. [1 ]
Kharate G.K. [1 ]
机构
[1] Department of Electronics and Telecommunication, Matoshri College of Engineering and Research Centre, Savitribai Phule Pune University, Nasik
关键词
clock generator; Sub-threshold; thermal stability; Ultra Low Power (ULP); voltage controlled oscillator (VCO);
D O I
10.1080/1448837X.2018.1480305
中图分类号
学科分类号
摘要
Sub-threshold operation of devices provides a promising approach to satisfy the ultra-low power demand of handheld products. However, in this domain, the drive current exponentially depends on temperature which makes the sub-threshold circuits more prone to temperature variations. This paper proposes a scheme to improve the thermal stability of an ultra low power clock generator circuit which is vital for reliable operation of portable synchronous digital VLSI chip applications. In this work, combination of temperature monitoring circuit and control circuit has been incorporated to develop a thermally robust clock generator. A novel control strategy is developed, wherein the control voltage is adaptively altered to combat the exponential change in the clock period with the variation in temperature, without use of any passive components like resistors and capacitors. Simulation results shows that the proposed circuit gives constant clock period against a wide range of temperature variations. The proposed oscillator operates at 0.37V, consumes 1.5µW power and provides a temperature coefficient of 290ppm/°C over a temperature range from 10°C to120°C without any external trimming. ©, © Engineers Australia.
引用
收藏
页码:9 / 20
页数:11
相关论文
共 50 条
  • [41] Novel variation-aware circuit design of scaled LTPS TFT for ultra low power, low-cost applications
    Li, Jing
    Kang, Kunhyuk
    Roy, Kaushik
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 273 - +
  • [42] A New Leakage Reduction Method for Ultra Low Power VLSI Design for Portable Devices
    Chowdhury, Asif Jahangir
    Rizwan, Md. Shahriar
    Nibir, Shahriar Jalal
    Siddique, Md. Rifat Alam
    2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012), 2012,
  • [43] Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic
    Cho, Seung-Il
    Kim, Seong-Kweon
    Harada, Tomochika
    Yokoyama, Michio
    IEICE ELECTRONICS EXPRESS, 2013, 10 (20):
  • [44] A Low Power CMOS Voltage Mode SRAM Cell for High Speed VLSI Design
    Upadhyay, Prashant
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 25 - 28
  • [45] A low power and high speed PPM design for Ultra Wideband communications
    Yousif, Abdel
    Rashdan, Mostafa
    Haslett, James
    Maundy, Brent
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1005 - 1008
  • [46] Flexible ultra low power successive approximation analog-to-digital converter with asynchronous clock generator
    Dlugosz, Rafal
    Gaudet, Vincent
    Iniewski, Kris
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 1649 - 1652
  • [47] Design and Analysis of Ultra-Low Power QCA Parity Generator Circuit
    Sasamal, Trailokya Nath
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436
  • [48] A pulse-triggered TSPC flip-flop for high-speed low-power VLSI design applications
    Wang, JS
    Yang, PH
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A93 - A96
  • [49] UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power CMOS VLSI
    Choi, KW
    Chatterjee, A
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 72 - 77
  • [50] Design of CNTFETs Operating in High Speed Sub-Threshold Condition for Ultra-Low Power Applications
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2019, 8 (10) : M93 - M101