共 50 条
- [41] Novel variation-aware circuit design of scaled LTPS TFT for ultra low power, low-cost applications 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 273 - +
- [42] A New Leakage Reduction Method for Ultra Low Power VLSI Design for Portable Devices 2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012), 2012,
- [43] Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic IEICE ELECTRONICS EXPRESS, 2013, 10 (20):
- [44] A Low Power CMOS Voltage Mode SRAM Cell for High Speed VLSI Design 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 25 - 28
- [45] A low power and high speed PPM design for Ultra Wideband communications 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1005 - 1008
- [46] Flexible ultra low power successive approximation analog-to-digital converter with asynchronous clock generator 2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 1649 - 1652
- [47] Design and Analysis of Ultra-Low Power QCA Parity Generator Circuit ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436
- [48] A pulse-triggered TSPC flip-flop for high-speed low-power VLSI design applications ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A93 - A96
- [49] UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power CMOS VLSI ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 72 - 77