Design of thermally aware ultra low power clock generator for moderate speed VLSI chip applications

被引:0
|
作者
Walunj R.A. [1 ]
Pable S.D. [1 ]
Kharate G.K. [1 ]
机构
[1] Department of Electronics and Telecommunication, Matoshri College of Engineering and Research Centre, Savitribai Phule Pune University, Nasik
关键词
clock generator; Sub-threshold; thermal stability; Ultra Low Power (ULP); voltage controlled oscillator (VCO);
D O I
10.1080/1448837X.2018.1480305
中图分类号
学科分类号
摘要
Sub-threshold operation of devices provides a promising approach to satisfy the ultra-low power demand of handheld products. However, in this domain, the drive current exponentially depends on temperature which makes the sub-threshold circuits more prone to temperature variations. This paper proposes a scheme to improve the thermal stability of an ultra low power clock generator circuit which is vital for reliable operation of portable synchronous digital VLSI chip applications. In this work, combination of temperature monitoring circuit and control circuit has been incorporated to develop a thermally robust clock generator. A novel control strategy is developed, wherein the control voltage is adaptively altered to combat the exponential change in the clock period with the variation in temperature, without use of any passive components like resistors and capacitors. Simulation results shows that the proposed circuit gives constant clock period against a wide range of temperature variations. The proposed oscillator operates at 0.37V, consumes 1.5µW power and provides a temperature coefficient of 290ppm/°C over a temperature range from 10°C to120°C without any external trimming. ©, © Engineers Australia.
引用
收藏
页码:9 / 20
页数:11
相关论文
共 50 条
  • [1] Physical Aware Low Power Clock Gates Synthesis Algorithm for High Speed VLSI Design
    Kiong, Teng Siong
    Soin, Norhayati
    2009 INTERNATIONAL CONFERENCE FOR TECHNICAL POSTGRADUATES (TECHPOS 2009), 2009, : 181 - 185
  • [2] A high-speed four-phase clock generator for low-power on-chip SerDes applications
    Zid, Mounir
    Scandurra, Alberto
    Tourki, Rached
    Pistritto, Carlo
    MICROELECTRONICS JOURNAL, 2011, 42 (09) : 1049 - 1056
  • [3] Design and development of a low speed AC generator for wind power applications
    Jabbar, MA
    Liu, ZJ
    Chen, SX
    IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 707 - 709
  • [4] Design of a High Speed, Low Power and Area Efficient MAC for VLSI-DSP Chip
    Jain, Neha
    Kaushik, B. K.
    Jharia, Bhavana
    Agarwal, R. P.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2011, 6 (3-4): : 333 - 339
  • [5] Low Power Clock Generator Design With CMOS Signaling
    Fan, Yongping
    Young, Ian A.
    IEEE Open Journal of the Solid-State Circuits Society, 2021, 1 : 162 - 170
  • [6] Package clock distribution design optimization for high-speed and low-power VLSI's
    Zhu, Q
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1997, 20 (01): : 56 - 63
  • [7] Design of Carry Select Adder for Low-Power and High Speed VLSI Applications
    Naik, M. Vinod Kumar
    Aneesh, Mohammed Y.
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
  • [8] AUTOMATED, LOW POWER, HIGH SPEED COMPLEMENTARY PLA DESIGN SYSTEM FOR VLSI APPLICATIONS.
    Powell, S.
    Iodice, E.
    Friedman, E.
    Microelectronics Journal, 1984, 15 (04) : 47 - 54
  • [9] A low-power clock generator for system-on-a-chip (SoC) processors
    Fahim, AM
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 395 - 398
  • [10] LOW-POWER CLOCK SERVES LOW-SPEED APPLICATIONS
    ZINNIKER, R
    EDN, 1992, 37 (15) : 207 - 208