Novel variation-aware circuit design of scaled LTPS TFT for ultra low power, low-cost applications

被引:0
|
作者
Li, Jing [1 ]
Kang, Kunhyuk [1 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, Sch ECE, W Lafayette, IN 47907 USA
关键词
low-temperature polycrystalline-Silicon (LTPS); grain boundary (GB); thin film transistor (TFT); response surface method (RSM);
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, the demand for ultra low-power and low-cost digital design has grown significantly due to the fast growth of battery-operated portable applications. Many such applications need circuits to be fabricated on flexible substrate such as polymer, glass etc. Low Temperature Polycrystalline Silicon Thin Film Transistors (LTPS-TFTs) have been a promising candidate to realize digital circuits on such flexible substrates with low manufacturing cost. Typically, TFT device sizes are large with many high defect Grain Boundary (GB) regions in the channel. Therefore, they usually operate at high supply (10 similar to 20V) to achieve sufficient current drive ability. Device optimization (Le, scaling of L, Tox etc) can allow us to reduce the supply voltage for low-power and better performance but that would increase the statistical variations induced by randomly located GBs. Due to polycrystalline material properties, this inherent GB variation is much more significant than the other parametric variations (i.e., L, W and Tox variation). To ensure low power dissipation, good performance and robustness, it is imperative to develop techniques which can predict and minimize the effect of such variations in the circuits. In this work, we explore an efficient design methodology to aggressively reduce the device-to-device variation in LTPS-TFT circuits. First, a Response Surface Method (RSM) is used to accurately predict the statistical variation in LTPS-TFT devices. Our simulation results in 200nm technology node show that due to the intrinsic variation induced by the random position and orientation of Grain Boundaries (GBs) in the channel, 61% variation (sigma/mu) in ION can be observed. Under this assumption, we propose a variation-aware circuit design technique based on the Multi-Finger Parallel (MFP) TFT structure. It is shown that by using our proposed MFP TFT structure, one can reduce the variation (sigma/mu) in I-ON by 18%similar to 30% with 9%similar to 27% overhead in area.
引用
下载
收藏
页码:273 / +
页数:2
相关论文
共 50 条
  • [1] Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications
    Li, Jing
    Kang, Kunhyuk
    Roy, Kaushik
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (01) : 46 - 59
  • [2] Scaled LTPS TFTs for Low-Cost Low-Power Applications
    Kim, Soo Youn
    Baytok, Selin
    Roy, Kaushik
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 745 - 750
  • [3] Current-mode circuit-level technique to design variation-aware nanoscale summing circuit for ultra-low power applications
    Manisha Guduri
    Rishab Mehra
    Pragya Srivastava
    Aminul Islam
    Microsystem Technologies, 2017, 23 : 4045 - 4056
  • [4] Current-mode circuit-level technique to design variation-aware nanoscale summing circuit for ultra-low power applications
    Guduri, Manisha
    Mehra, Rishab
    Srivastava, Pragya
    Islam, Aminul
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (09): : 4045 - 4056
  • [5] Variation-aware low-power buffer design
    Nicopoulos, Chrysostomos
    Yanamandra, Aditya
    Srinivasan, Suresh
    Vijaykrishnan, N.
    Irwin, Mary Jane
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 1402 - 1406
  • [6] An Alternate Design Paradigm for Low-Power, Low-Cost, Testable Hybrid Systems using Scaled LTPS TFTs
    Li, Jing
    Bansal, Aditya
    Ghosh, Swarop
    Roy, Kaushik
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (03)
  • [7] Low-Cost and Variation-Aware Spintronic Ternary Random Number Generator
    Fatemeh Khodayari
    Abdolah Amirany
    Kian Jafari
    Mohammad Hossein Moaiyeri
    Circuits, Systems, and Signal Processing, 2024, 43 (2) : 1175 - 1191
  • [8] Low-Cost and Variation-Aware Spintronic Ternary Random Number Generator
    Khodayari, Fatemeh
    Amirany, Abdolah
    Jafari, Kian
    Moaiyeri, Mohammad Hossein
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (02) : 1175 - 1191
  • [9] Variation-aware Low-power Video Processor Design Techniques
    Rim, Woojin
    Kwon, Jinmo
    Park, Jongsun
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [10] Design of low-cost 2.2-inch qVGA LTPS TFT-LCD panel
    Shin, Min-Seok
    Choi, Jung-Whan
    Kim, Yong-Jae
    Kim, Kyong-Rok
    Lee, Inhwan
    Kwon, Oh-Kyong
    Kim, Cheol-Min
    Park, Joon-Ha
    Kim, Il-Gon
    Kim, Chi-Woo
    2007 SID INTERNATIONAL SYMPOSIUM, DIGEST OF TECHNICAL PAPERS, VOL XXXVIII, BOOKS I AND II, 2007, 38 : 260 - +