Low complex parallel implementation of Turbo decoding

被引：0
|
作者：
Zhang, Z.P. [1 ]
Zhou, L. [1 ]
Jin, F. [1 ]
机构：
[1] Coll. of Commun. and Info. Eng., Univ. of Electron. Sci. and Technol., Chengdu 610054, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2001年 / 29卷 / 02期
关键词：
Algorithms - Architecture - Computational complexity - Computer simulation - Data flow analysis - Data processing - Data structures - Decoding - Parallel processing systems - Time series analysis - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The Max-LOG-MAP algorithm (MLM) is a simplified version for the decoding of Turbo codes. Architecture of parallel array is suggested based on the MLM algorithm and is easy to implement by VLSI. The data flow directions and the computation procedures of the algorithm structure are obtained, the relations among the nodes and data frames are analyzed and the simple time sequencing of data operations are given. The architecture is justified by computer simulation.
引用
收藏
页码：272 / 274
相关论文
共 50 条
  • [31] Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding
    Asghar, Rizwan
    Wu, Di
    Eilert, Johan
    Liu, Dake
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (01): : 15 - 29
  • [32] Full-parallel architecture for turbo decoding of product codes
    Jego, C.
    Adde, P.
    Leroux, C.
    ELECTRONICS LETTERS, 2006, 42 (18) : 1052 - 1054
  • [33] Decoding Structure of Turbo Code Based on Parallel Prediction Control
    Xu, Zhao
    Wang, Ke
    Li, Zhuo
    Xue, Xiang-Yu
    2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 589 - 592
  • [34] Sorting Methods Used in Parallel Turbo Decoding for LTE Systems
    Anghel, Cristian
    Stanciu, Cristian
    Paleologu, Constantin
    2015 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2015,
  • [35] Row-column parallel turbo decoding of product codes
    Jégo, C
    Adde, P
    ELECTRONICS LETTERS, 2006, 42 (05) : 296 - 298
  • [36] Study of sub-block parallel turbo decoding algorithm
    Zhao, Dan-Feng
    Li, Wen-Yi
    Yang, Jian-Hua
    Fu, Lei-San
    Harbin Gongcheng Daxue Xuebao/Journal of Harbin Engineering University, 2004, 25 (02): : 209 - 212
  • [37] Highly-parallel decoding architectures for convolutional turbo codes
    He, Zhiyong
    Fortier, Paul
    Roy, Sebastien
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1147 - 1151
  • [38] Parallel Implementation of the CCSDS Turbo Decoder on GPU
    Liu Zhanxian
    Liu Rongke
    Zhang Haijun
    Wang Ning
    Sun Lei
    Wang Jianquan
    CHINA COMMUNICATIONS, 2024, 21 (10) : 70 - 77
  • [39] Parallel Implementation of the CCSDS Turbo Decoder on GPU
    Liu Zhanxian
    Liu Rongke
    Zhang Haijun
    Wang Ning
    Sun Lei
    Wang Jianquan
    China Communications, 2024, 21 (10) : 70 - 77
  • [40] Lossless parallel implementation of a Turbo Decoder on GPU
    Natarajan, Karthikeyan
    Chandrachoodan, Nitin
    2018 IEEE 25TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2018, : 133 - 142
12345