Low complex parallel implementation of Turbo decoding

被引：0
|
作者：
Zhang, Z.P. [1 ]
Zhou, L. [1 ]
Jin, F. [1 ]
机构：
[1] Coll. of Commun. and Info. Eng., Univ. of Electron. Sci. and Technol., Chengdu 610054, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2001年 / 29卷 / 02期
关键词：
Algorithms - Architecture - Computational complexity - Computer simulation - Data flow analysis - Data processing - Data structures - Decoding - Parallel processing systems - Time series analysis - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The Max-LOG-MAP algorithm (MLM) is a simplified version for the decoding of Turbo codes. Architecture of parallel array is suggested based on the MLM algorithm and is easy to implement by VLSI. The data flow directions and the computation procedures of the algorithm structure are obtained, the relations among the nodes and data frames are analyzed and the simple time sequencing of data operations are given. The architecture is justified by computer simulation.
引用
收藏
页码：272 / 274
相关论文
共 50 条
  • [21] Architecture Design of QPP Interleaver for Parallel Turbo Decoding
    Lee, Shuenn-Gi
    Wang, Chung-Hsuan
    Sheen, Wern-Ho
    2010 IEEE 71ST VEHICULAR TECHNOLOGY CONFERENCE, 2010,
  • [22] Pipelined parallel architectures for high throughput turbo decoding
    Lou, Xizhong
    Chen, Yanmin
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1116 - +
  • [23] Stochastic resonance in parallel concatenated turbo code decoding
    Zhai, Qiqing
    Wang, Youguo
    DIGITAL SIGNAL PROCESSING, 2016, 56 : 93 - 99
  • [24] Design of QPP Interleavers for the Parallel Turbo Decoding Architecture
    Wang, Jian
    Zhang, Kangli
    Kroell, Harald
    Wei, Jibo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (02) : 288 - 299
  • [25] Design of dividable interleaver for parallel decoding in turbo codes
    Kwak, J
    Lee, K
    ELECTRONICS LETTERS, 2002, 38 (22) : 1362 - 1364
  • [26] Design and implementation of virtual-single-length turbo decoder for multi-user parallel decoding
    Middya, Amitava
    Hsu, Terng-Yin
    INTEGRATION-THE VLSI JOURNAL, 2023, 93
  • [27] Hardware Design of a Low Complexity, Parallel Interleaver for WiMax Duo-Binary Turbo Decoding
    Martina, Maurizio
    Nicola, Mario
    Masera, Guido
    IEEE COMMUNICATIONS LETTERS, 2008, 12 (11) : 846 - 848
  • [28] FPGA Implementation of A Power-Efficient and Low-Memory Capacity Turbo Decoding Architecture
    Zeng, Jie
    Zhan, Ming
    Shi, Yaqin
    2018 15TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON SENSING, COMMUNICATION, AND NETWORKING (SECON), 2018, : 474 - 476
  • [29] Modified turbo codes with low decoding complexity
    Ping, L
    ELECTRONICS LETTERS, 1998, 34 (23) : 2228 - 2229
  • [30] Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding
    Rizwan Asghar
    Di Wu
    Johan Eilert
    Dake Liu
    Journal of Signal Processing Systems, 2010, 60 : 15 - 29
12345