共 50 条
- [41] FPGA implementation of parallel turbo-decoders SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 198 - 203
- [43] Implementation of a parallel turbo decoder with dividable interleaver PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 65 - 68
- [44] High-speed turbo decoding algorithm and its implementation 2004 9TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), 2004, : 466 - 470
- [45] An improved SOVA algorithm and DSP implementation for turbo codes decoding 2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3, 2004, : 1873 - 1877
- [46] Implementation of an SDFG Based Parallel Depth-First Complex Sphere Decoding Algorithm 2010 INTERNATIONAL ITG WORKSHOP ON SMART ANTENNAS (WSA 2010), 2010, : 213 - 217
- [47] An implementation of low power and low complexity TURBO Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2006, 35 (04): : 481 - 483
- [48] Research on Low Latency Decoding Scheme of Turbo Codes 2014 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORK (WCSN), 2014, : 16 - 20
- [49] A low-complexity decoding algorithm for turbo codes CHINESE JOURNAL OF ELECTRONICS, 2000, 9 (03): : 305 - 308
- [50] Low-complexity MAP decoding for turbo codes 2000 IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, PROCEEDINGS, VOLS 1-3, 2000, : 1035 - 1039