共 50 条
- [2] Full-parallel architecture for turbo decoding of product codes [J]. ELECTRONICS LETTERS, 2006, 42 (18) : 1052 - 1054
- [4] Lowering error floor of LDPC codes using a joint row-column decoding algorithm [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-14, 2007, : 920 - 925
- [6] Parallel Decoding of Turbo Codes [J]. ICT INNOVATIONS 2018: ENGINEERING AND LIFE SCIENCES, ICT INNOVATIONS 2018, 2018, 940 : 100 - 106
- [7] Parallel decoding of turbo product codes for high data rate communication [J]. 57TH IEEE VEHICULAR TECHNOLOGY CONFERENCE, VTC 2003-SPRING, VOLS 1-4, PROCEEDINGS, 2003, : 2372 - 2375
- [8] Parallel decoding of interleaved single parity check turbo product codes [J]. 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 27 - 32
- [9] Fine Grain Parallel Decoding of Turbo Product Codes: Algorithm and Architecture [J]. 2008 5TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND RELATED TOPICS, 2008, : 90 - +
- [10] A parallel decoding scheme for turbo codes [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : C445 - C448