共 50 条
- [41] Synthesis of 3D Clock Tree with Pre-bond Testability [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2654 - 2657
- [45] Advances in Design and Test of Monolithic 3-D ICs [J]. IEEE DESIGN & TEST, 2020, 37 (04) : 92 - 100
- [47] Hierarchical Test Integration Methodology for 3-D ICs [J]. IEEE DESIGN & TEST, 2015, 32 (04) : 59 - 70
- [48] Self-Test Methodology and Structures for Pre-Bond TSV Testing in 3D-IC System [J]. 2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 393 - 396
- [49] Non-Invasive Pre-Bond TSV Test Using Ring Oscillators and Multiple Voltage Levels [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1065 - 1070
- [50] Development of a Chip Prober for Pre-Bond Testing of a 3D-IC [J]. 2013 IEEE 3RD CPMT SYMPOSIUM JAPAN (ICSJ 2013), 2013,