共 50 条
- [1] Pre-Bond Probing of TSVs in 3D Stacked ICs [J]. 2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
- [2] Identification of Defective TSVs in Pre-Bond Testing of 3D ICs [J]. 2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 187 - 194
- [3] Test Cost Optimization Technique for the Pre-Bond Test of 3D ICs [J]. 2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 102 - 107
- [4] A BIST Method for TSVs Pre-Bond Test [J]. 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
- [5] Faulty TSVs Identification and Recovery in 3D Stacked ICs During Pre-bond Testing [J]. 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
- [6] A 3D IC BIST for pre-bond test of TSVs using Ring Oscillators [J]. 2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
- [8] Vernier ring based pre-bond through silicon vias test in 3D ICs [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (18):
- [9] Faulty TSVs Identification in 3D IC Using Pre-bond Testing [J]. VLSI DESIGN AND TEST, 2017, 711 : 805 - 812