HLS-based HW/SW Co-design and Hybrid HLS-RTL Design for Post-Quantum Cryptosystem

被引：0

作者：

Lee, Chang-Hyeon ^{[1
]}

Lee, Jae-Hyeok ^{[1
]}

Jung, Haesung ^{[1
]}

Lee, Hanyoung ^{[1
]}

Lee, Hanho ^{[1
]}

机构：

[1] Inha Univ, Dept Elect & Comp Engn, Incheon 22212, South Korea

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2024年 / 24卷 / 03期

关键词：

Post-quantum cryptography; high-level synthesis; HW/SW co-design; hybrid HLS-RTL design; FPGA;

D O I：

10.5573/JSTS.2024.24.3.191

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

paper presents the design of the postquantum secure encryption algorithm, Crystals- Kyber, a next-generation public key encryption system based on high-level synthesis (HLS). Furthermore, we propose a hardware/software (HW/SW) co-design approach and a hybrid HLSRTL design to implement the Crystals-Kyber postquantum secure encryption system and present the corresponding results. In the HW/SW co-design, we optimized the Crystals-Kyber intellectual property core using HLS for the HW component, while the SW component was implemented on the Xilinx ZYNQ 104 FPGA using Xilinx's PYNQ platform with Python host code. The hybrid design enhanced the overall latency by replacing the polynomial multiplication module in Crystals-Kyber generated by HLS with a transform module with high data throughput. The results demonstrate a significant latency improvement of approximately 40% compared with the Crystals-Kyber designed solely with HLS, and improved area-time product results.

引用

页码：191 / 198

页数：8

共 50 条

[41] FireMarshal: Making HW/SW Co-Design Reproducible and Reliable
Pemberton, Nathan
Amid, Alon
2021 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2021), 2021, : 299 - 309
[42] Hardware Design and Implementation of Classic McEliece Post-Quantum Cryptosystem Based on FPGA
Chen, Shaofen
Lin, Haiyan
Huang, Wenjin
Huang, Yihua
2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
[43] CFG in sub-graph matching based HW/SW co-design
Lei, T
Wei, SJ
Qiu, YL
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 171 - 174
[44] Macro-processing Based SoC SW/HW Co-design Method
Zhi, Zhao Hong
PROCEEDINGS OF 2010 CROSS-STRAIT CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY, 2010, : 66 - 71
[45] Rapid HW/SW co-design of softcore processor systems
Finc, M
Zemva, A
IEEE REGION 8 EUROCON 2003, VOL A, PROCEEDINGS: COMPUTER AS A TOOL, 2003, : 104 - 108
[46] HW/SW CO-Design for μClinux-Based Real-Time Platform
Cayssials, Ricardo
Ferro, Edgardo
2010 IEEE CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2010,
[47] FPGA Implementation for GPR Signal Processing Based on HW/SW Co-Design Architecture
Srimuk, Pachara
Boonpoonga, Akkarat
Burintramart, Santana
2015 IEEE CONFERENCE ON ANTENNA MEASUREMENTS & APPLICATIONS (CAMA), 2015,
[48] Compact and Secure Generic Discrete Gaussian Sampler based on HW/SW Co-design
Sharma, Sudarshan
Bag, Arnab
Mukhopadhyay, Debdeep
PROCEEDINGS OF THE 2020 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2020,
[49] Pipelined-Multi-Similarity-System Generation Based HW/SW Co-Design
Tang, L
Wei, SJ
Qiu, YL
COMPUTER SCIENCE AND TECHNOLOGY IN NEW CENTURY, 2001, : 111 - 115
[50] HW/SW Co-design Experimental Framework using Configurable SoCs
Xu, Siyuan
Chen, Jianqi
Schafer, Benjamin Carrion
2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,

← 1 2 3 4 5 →