HLS-based HW/SW Co-design and Hybrid HLS-RTL Design for Post-Quantum Cryptosystem

被引:0
|
作者
Lee, Chang-Hyeon [1 ]
Lee, Jae-Hyeok [1 ]
Jung, Haesung [1 ]
Lee, Hanyoung [1 ]
Lee, Hanho [1 ]
机构
[1] Inha Univ, Dept Elect & Comp Engn, Incheon 22212, South Korea
关键词
Post-quantum cryptography; high-level synthesis; HW/SW co-design; hybrid HLS-RTL design; FPGA;
D O I
10.5573/JSTS.2024.24.3.191
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
paper presents the design of the postquantum secure encryption algorithm, Crystals- Kyber, a next-generation public key encryption system based on high-level synthesis (HLS). Furthermore, we propose a hardware/software (HW/SW) co-design approach and a hybrid HLSRTL design to implement the Crystals-Kyber postquantum secure encryption system and present the corresponding results. In the HW/SW co-design, we optimized the Crystals-Kyber intellectual property core using HLS for the HW component, while the SW component was implemented on the Xilinx ZYNQ 104 FPGA using Xilinx's PYNQ platform with Python host code. The hybrid design enhanced the overall latency by replacing the polynomial multiplication module in Crystals-Kyber generated by HLS with a transform module with high data throughput. The results demonstrate a significant latency improvement of approximately 40% compared with the Crystals-Kyber designed solely with HLS, and improved area-time product results.
引用
收藏
页码:191 / 198
页数:8
相关论文
共 50 条
  • [31] Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators
    Montanaro, Gabriele
    Galimberti, Andrea
    Colizzi, Ernesto
    Zoni, Davide
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [32] Design of a pseudo-log image transform IP in an HLS-based memory management framework
    Butt, Shahzad Ahmad
    Mancini, Stephane
    Rousseau, Frederic
    Lavagno, Luciano
    REAL-TIME IMAGE AND VIDEO PROCESSING 2013, 2013, 8656
  • [33] SoC Design with HW/SW Co-Design Methodology for Wireless Communication System
    Surantha, Nico
    Sutisna, Nana
    Nagao, Yuhei
    Ochi, Hiroshi
    2017 17TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2017,
  • [34] HW/SW Co-Design and Co-Optimizations for Deep Learning
    Marchisio, Alberto
    Putra, Rachmad Vidya Wicaksana
    Hanif, Muhammad Abdullah
    Shafique, Muhammad
    WORKSHOP PROCEEDINGS 2018: INTELLIGENT EMBEDDED SYSTEMS ARCHITECTURES AND APPLICATIONS (INTESA), 2018, : 13 - 18
  • [35] An HW/SW co-design approach for Neuro-Fuzzy hardware design
    Chiaberge, M
    Miranda, E
    Reyneri, LM
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, : 332 - 337
  • [36] DEMAC: A Modular Platform for HW-SW Co-Design
    Perdomo, Diego A. Roa
    Kabrick, Ryan
    Diaz, Jose M. Monsalve
    Raskar, Siddhisanket
    Fox, Dawson
    Gao, Guang R.
    PROCEEDINGS OF FOURTH ANNUAL WORKSHOP ON EMERGING PARALLEL AND DISTRIBUTED RUNTIME SYSTEMS AND MIDDLEWARE (IPDRM 2020), 2020, : 25 - 32
  • [37] Mono-similarity-system generation based HW/SW co-design
    Tang, L
    Wei, SJ
    Qiu, YL
    COMPUTER SCIENCE AND TECHNOLOGY IN NEW CENTURY, 2001, : 101 - 105
  • [38] Code-based Cryptography in IoT: A HW/SW Co-Design of HQC
    Schoeffel, Maximilian
    Feldmann, Johannes
    Wehn, Norbert
    2022 IEEE 8TH WORLD FORUM ON INTERNET OF THINGS, WF-IOT, 2022,
  • [39] A formal approach to HW/SW co-design: The INSYDE project
    Sinclair, D
    Cuypers, L
    Verschaeve, K
    Holz, E
    Birbas, A
    Mariatos, V
    Kyrloglou, N
    Roux, JL
    IEEE SYMPOSIUM AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, 1996, : 372 - 381
  • [40] Buffer size driven partitioning for HW/SW co-design
    Lin, TC
    Sait, SM
    Cyre, WR
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 596 - 601