HLS-based HW/SW Co-design and Hybrid HLS-RTL Design for Post-Quantum Cryptosystem

被引:0
|
作者
Lee, Chang-Hyeon [1 ]
Lee, Jae-Hyeok [1 ]
Jung, Haesung [1 ]
Lee, Hanyoung [1 ]
Lee, Hanho [1 ]
机构
[1] Inha Univ, Dept Elect & Comp Engn, Incheon 22212, South Korea
关键词
Post-quantum cryptography; high-level synthesis; HW/SW co-design; hybrid HLS-RTL design; FPGA;
D O I
10.5573/JSTS.2024.24.3.191
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
paper presents the design of the postquantum secure encryption algorithm, Crystals- Kyber, a next-generation public key encryption system based on high-level synthesis (HLS). Furthermore, we propose a hardware/software (HW/SW) co-design approach and a hybrid HLSRTL design to implement the Crystals-Kyber postquantum secure encryption system and present the corresponding results. In the HW/SW co-design, we optimized the Crystals-Kyber intellectual property core using HLS for the HW component, while the SW component was implemented on the Xilinx ZYNQ 104 FPGA using Xilinx's PYNQ platform with Python host code. The hybrid design enhanced the overall latency by replacing the polynomial multiplication module in Crystals-Kyber generated by HLS with a transform module with high data throughput. The results demonstrate a significant latency improvement of approximately 40% compared with the Crystals-Kyber designed solely with HLS, and improved area-time product results.
引用
收藏
页码:191 / 198
页数:8
相关论文
共 50 条
  • [21] HW/SW CO-DESIGN WITH PRAMS USING CODES
    BUCHENRIEDER, K
    SEDLMEIER, A
    VEITH, C
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 65 - 78
  • [22] HW/SW co-design of a visual SLAM application
    Jonathan Piat
    Philippe Fillatreau
    Daniel Tortei
    Francois Brenot
    Michel Devy
    Journal of Real-Time Image Processing, 2020, 17 : 667 - 689
  • [23] HW/SW co-design project with FPGA prototyping
    Moreno Zamora, Jose A.
    Valverde Sanchez, Jose V.
    Alvarez Garcia, Francisco J.
    PROCEEDINGS OF 2016 TECHNOLOGIES APPLIED TO ELECTRONICS TEACHING (TAEE 2016), 2016,
  • [24] An Application Specific Framework for HLS-based FPGA Design of Articulated Robot Inverse Kinematics
    Mahmood, Safdar
    Shydlouski, Pavel
    Huebner, Michael
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [25] Enhanced reusability for SoC-based HW/SW co-design
    Boden, M
    Schneider, J
    Feske, K
    Rülke, S
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 94 - 99
  • [26] Towards co-design of HW/SW/Analog systems
    Grimm C.
    Damm M.
    Haase J.
    Lecture Notes in Electrical Engineering, 2010, 78 : 1 - 24
  • [27] HW/SW co-design of a visual SLAM application
    Piat, Jonathan
    Fillatreau, Philippe
    Tortei, Daniel
    Brenot, Francois
    Devy, Michel
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (03) : 667 - 689
  • [28] HW/SW co-design for SoC on mobile platforms
    van der Tang, J
    van Rumpt, H
    Kasperkovitz, D
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 19 - 23
  • [29] Sub-graph matching based HW/SW co-design
    Tang, L
    Wei, SJ
    Qiu, YL
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 75 - 78
  • [30] Virtual component HW/SW co-design - From system level design exploration to HW/SW implementation
    Schirrmeister, F
    Krolikoski, S
    SYSTEM-ON-CHIP METHODOLOGIES & DESIGN LANGUAGES, 2001, : 333 - 342