HW/SW CO-DESIGN WITH PRAMS USING CODES

被引：0
|
作者：
BUCHENRIEDER, K
SEDLMEIER, A
VEITH, C
机构：
来源：
COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS | 1993年 / 32卷
关键词：
INTEGRATED CIRCUITS; TYPES AND DESIGN STYLES; SOFTWARE ENGINEERING; TOOLS AND TECHNIQUES; MODELS OF COMPUTATION;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 'Practical Concurrent Design Environment', CODES, for the design of hard-ware/software systems is described. It is shown that hard-ware/software Co-Design can be based on an abstract model of communicating parallel random access machines (PRAMs). Major design phases of CODES such as modeling, component design, simulation, and integration into a working prototype are outlined. CODES contains a novel framework that governs the flow-, data-, and task-management of Co-Design processes. The description of the framework illustrates the integration of new tools into CODES, and the modeling the design process with Petri nets. A sample application proves the feasibility of our approach.
引用
收藏
页码：65 / 78
页数：14
相关论文
共 50 条
  • [1] Picture this: HW/SW co-design
    Patel, Bindesh
    Electronic Product Design, 2006, 27 (02): : 24 - 25
  • [2] Initiatives for HW/SW co-design
    不详
    COMPUTER DESIGN, 1998, 37 (01): : 68 - 68
  • [3] HW/SW Co-Design of Parallel Systems
    Wein, Enno
    2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 344 - 348
  • [4] Seamless HW/SW co-design flow
    Dedic, J
    Trost, A
    Zemva, A
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2004, 34 (01): : 18 - 25
  • [5] HW/SW Co-design Experimental Framework using Configurable SoCs
    Xu, Siyuan
    Chen, Jianqi
    Schafer, Benjamin Carrion
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [6] Achieving Energy Efficiency by HW/SW Co-design
    Borkar, Shekhar
    2013 THIRD BERKELEY SYMPOSIUM ON ENERGY EFFICIENT ELECTRONIC SYSTEMS (E3S), 2013,
  • [7] HW/SW co-design of a visual SLAM application
    Jonathan Piat
    Philippe Fillatreau
    Daniel Tortei
    Francois Brenot
    Michel Devy
    Journal of Real-Time Image Processing, 2020, 17 : 667 - 689
  • [8] HW/SW co-design project with FPGA prototyping
    Moreno Zamora, Jose A.
    Valverde Sanchez, Jose V.
    Alvarez Garcia, Francisco J.
    PROCEEDINGS OF 2016 TECHNOLOGIES APPLIED TO ELECTRONICS TEACHING (TAEE 2016), 2016,
  • [9] Towards co-design of HW/SW/Analog systems
    Grimm C.
    Damm M.
    Haase J.
    Lecture Notes in Electrical Engineering, 2010, 78 : 1 - 24
  • [10] HW/SW co-design of a visual SLAM application
    Piat, Jonathan
    Fillatreau, Philippe
    Tortei, Daniel
    Brenot, Francois
    Devy, Michel
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (03) : 667 - 689
12345