A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration

被引:0
|
作者
Chen, Zhiming [1 ]
Chen, Xuyan [1 ]
Wang, Han [1 ]
Cai, Ziru [1 ]
Xiong, Miao [1 ]
Hao, Yigang [1 ]
Ding, Yingtao [1 ]
Zhang, Ziyue [1 ,2 ]
机构
[1] Beijing Inst Technol, Sch Integrated Circuits & Elect, Beijing 100081, Peoples R China
[2] Beijing Inst Technol, Chongqing Inst Microelect & Microsyst, Chongqing 400030, Peoples R China
基金
中国国家自然科学基金; 中国博士后科学基金;
关键词
Through-silicon vias; Conductors; Insulators; Fabrication; Silicon; Electrochemical deposition; Radio frequency; 2.5-D/3-D heterogeneous integration; benzocyclobutene (BCB) insulator; coaxial through-silicon-via (TSV); double-sided microfabrication; ultrawideband; MICROSYSTEMS;
D O I
10.1109/TED.2024.3438677
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel fabrication scheme for coaxial TSVs comprised of Cu-pillar inner conductors, annular benzocyclobutene (BCB) insulators, and annular Cu outer conductors. Complete Cu conductors are achieved by the proposed double-sided etching and electroplating method, in which the outer and inner conductors are fabricated from the front and back sides of the wafer, respectively. Besides, a thick BCB insulator without voids is realized based on the vacuum-assisted spin-filling technique. Due to the good feasibility of the fabrication processes, the dimensions of the coaxial TSV can be flexibly designed to meet the requirements for impedance matching. Coaxial TSVs with a height of 85 mu m, an inner conductor diameter of 45 mu m, and an insulator thickness of 53 mu m are successfully fabricated. Measurement results show that the TSVs exhibit a low leakage current between the inner and outer conductors of 1.28 pA at 20 V, and the return loss and insertion loss are better than - 16 and - 0.35 dB up to 40 GHz, respectively. Such compact and low-loss coaxial TSV structure together with its fabrication scheme facilitates the miniaturized, high-density, and high-performance 2.5-D/3-D heterogeneous integration of microsystems at RF and millimeter-wave (MMW) frequencies.
引用
收藏
页码:6249 / 6253
页数:5
相关论文
共 50 条
  • [41] Fabrication and electrical characteristics of a novel interposer with polymer liner and silicon pillars with ultra-low-resistivity as through-silicon-vias (TSVs) for 2.5D/3D applications
    Chen, Qian-Wen
    Yan, Yang-Yang
    Ding, Ying-Tao
    Wang, Shi-Wei
    Wang, Wei-Jiang
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2015, 21 (10): : 2207 - 2214
  • [42] ANISOTROPIC ETCHING OF SILICON FOR 3-D MICROSTRUCTURE FABRICATION - A REVIEW
    BASSOUS, E
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C440 - C441
  • [43] Fabrication and electrical characteristics of a novel interposer with polymer liner and silicon pillars with ultra-low-resistivity as through-silicon-vias (TSVs) for 2.5D/3D applications
    Qian-Wen Chen
    Yang-Yang Yan
    Ying-Tao Ding
    Shi-Wei Wang
    Wei-Jiang Wang
    Microsystem Technologies, 2015, 21 : 2207 - 2214
  • [44] Device Physics aware 3D Electromagnetic Simulation of Through-Silicon-Vias in System Modeling
    Gope, D.
    Chatterjee, S.
    de Araujo, D.
    Chakraborty, S.
    Pingenot, J.
    Camposano, R.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [45] THERMAL MANAGEMENT OF THE THROUGH SILICON VIAS IN 3-D INTEGRATED CIRCUITS
    Wang, Kang-Jia
    Hua, Chu-Xia
    Sun, Hong-Chang
    THERMAL SCIENCE, 2019, 23 (04): : 2157 - 2162
  • [46] High-Density Through Silicon Vias for 3-D LSIs
    Koyanagi, Mitsumasa
    Fukushima, Takafumi
    Tanaka, Tetsu
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 49 - 59
  • [47] Measurement and analysis of thermal stresses in 3D integrated structures containing through-silicon-vias
    Jiang, Tengfei
    Ryu, Suk-Kyu
    Zhao, Qiu
    Im, Jay
    Huang, Rui
    Ho, Paul S.
    MICROELECTRONICS RELIABILITY, 2013, 53 (01) : 53 - 62
  • [48] Differential Through-Silicon-Vias Modeling and Design Optimization to Benefit 3D IC Performance
    Yi, Yang
    Zhou, Yaping
    2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 195 - 198
  • [49] First double-sided 3-D detectors fabricated at CNM-IMB
    Pellegrini, G.
    Lozano, M.
    Ullan, M.
    Bates, R.
    Fleta, C.
    Pennicard, D.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2008, 592 (1-2): : 38 - 43
  • [50] Effect of External Factors on Copper Filling in 3D Integrated Through-Silicon-Vias (TSVs)
    Zhang, Yazhou
    Ding, Guifu
    Wang, Hong
    Cheng, Ping
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2015, 162 (09) : D427 - D434