A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration

被引:0
|
作者
Chen, Zhiming [1 ]
Chen, Xuyan [1 ]
Wang, Han [1 ]
Cai, Ziru [1 ]
Xiong, Miao [1 ]
Hao, Yigang [1 ]
Ding, Yingtao [1 ]
Zhang, Ziyue [1 ,2 ]
机构
[1] Beijing Inst Technol, Sch Integrated Circuits & Elect, Beijing 100081, Peoples R China
[2] Beijing Inst Technol, Chongqing Inst Microelect & Microsyst, Chongqing 400030, Peoples R China
基金
中国国家自然科学基金; 中国博士后科学基金;
关键词
Through-silicon vias; Conductors; Insulators; Fabrication; Silicon; Electrochemical deposition; Radio frequency; 2.5-D/3-D heterogeneous integration; benzocyclobutene (BCB) insulator; coaxial through-silicon-via (TSV); double-sided microfabrication; ultrawideband; MICROSYSTEMS;
D O I
10.1109/TED.2024.3438677
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel fabrication scheme for coaxial TSVs comprised of Cu-pillar inner conductors, annular benzocyclobutene (BCB) insulators, and annular Cu outer conductors. Complete Cu conductors are achieved by the proposed double-sided etching and electroplating method, in which the outer and inner conductors are fabricated from the front and back sides of the wafer, respectively. Besides, a thick BCB insulator without voids is realized based on the vacuum-assisted spin-filling technique. Due to the good feasibility of the fabrication processes, the dimensions of the coaxial TSV can be flexibly designed to meet the requirements for impedance matching. Coaxial TSVs with a height of 85 mu m, an inner conductor diameter of 45 mu m, and an insulator thickness of 53 mu m are successfully fabricated. Measurement results show that the TSVs exhibit a low leakage current between the inner and outer conductors of 1.28 pA at 20 V, and the return loss and insertion loss are better than - 16 and - 0.35 dB up to 40 GHz, respectively. Such compact and low-loss coaxial TSV structure together with its fabrication scheme facilitates the miniaturized, high-density, and high-performance 2.5-D/3-D heterogeneous integration of microsystems at RF and millimeter-wave (MMW) frequencies.
引用
收藏
页码:6249 / 6253
页数:5
相关论文
共 50 条
  • [31] Bottom-up copper electroplating using transfer wafers for fabrication of high aspect-ratio through-silicon-vias
    Song, Chongshen
    Wang, Zheyao
    Liu, Litian
    MICROELECTRONIC ENGINEERING, 2010, 87 (03) : 510 - 513
  • [32] A double-sided, single-chip integration scheme using through-silicon-via for neural sensing applications
    Chih-Wei Chang
    Lei-Chun Chou
    Po-Tsang Huang
    Shang-Lin Wu
    Shih-Wei Lee
    Ching-Te Chuang
    Kuan-Neng Chen
    Wei Hwang
    Kuo-Hua Chen
    Chi-Tsung Chiu
    Ho-Ming Tong
    Jin-Chern Chiou
    Biomedical Microdevices, 2015, 17
  • [33] A double-sided, single-chip integration scheme using through-silicon-via for neural sensing applications
    Chang, Chih-Wei
    Chou, Lei-Chun
    Huang, Po-Tsang
    Wu, Shang-Lin
    Lee, Shih-Wei
    Chuang, Ching-Te
    Chen, Kuan-Neng
    Hwang, Wei
    Chen, Kuo-Hua
    Chiu, Chi-Tsung
    Tong, Ho-Ming
    Chiou, Jin-Chern
    BIOMEDICAL MICRODEVICES, 2015, 17 (01)
  • [34] HotCluster: A Thermal-Aware Defect Recovery Method for Through-Silicon-Vias Toward Reliable 3-D ICs Systems
    Khanh N Dang
    Ben Ahmed, Akram
    Ben Abdallah, Abderazek
    Xuan-Tu Tran
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (04) : 799 - 812
  • [35] Role of a novel imidazolium-based leveler on the Cu electroplating for ultra-high aspect ratio through-silicon-vias
    Li, Ke
    Xia, Qifei
    Jin, Lei
    Xu, Rongbin
    Zhong, Yi
    Yu, Daquan
    COLLOIDS AND SURFACES A-PHYSICOCHEMICAL AND ENGINEERING ASPECTS, 2025, 708
  • [36] Fabrication of a vertical sidewall using double-sided anisotropic etching of ⟨1 0 0⟩ oriented silicon
    Kim, Hyun-Seok
    Kim, Jung-Mu
    Bang, Yong-Seung
    Song, Eun-Seok
    Ji, Chang-Hyeon
    Kim, Yong-Kweon
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2012, 22 (09)
  • [37] A prospective low-k insulator for via-last through-silicon-vias (TSVs) in 3D integration
    Tung Thanh Bui
    Cheng, Xiaojin
    Watanabe, Naoya
    Kato, Fumiki
    Kikuchi, Katsuya
    Aoyagi, Masahiro
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2182 - 2187
  • [38] Frequency- and Temperature-Dependent Modeling of Coaxial Through-Silicon Vias for 3-D ICs
    Zhao, Wen-Sheng
    Yin, Wen-Yan
    Wang, Xiao-Peng
    Xu, Xiao-Long
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) : 3358 - 3368
  • [39] Slim edges in double-sided silicon 3D detectors
    Povoli, M.
    Bagolini, A.
    Boscardin, M.
    Dalla Betta, G. -F.
    Giacomini, G.
    Vianello, E.
    Zorzi, N.
    JOURNAL OF INSTRUMENTATION, 2012, 7
  • [40] Polymer Filling of Silicon Trenches for 3-D Through Silicon vias Applications
    Duval, Fabrice F. C.
    Okoro, Chukwudi
    Civale, Yann
    Soussan, Philippe
    Beyne, Eric
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (06): : 825 - 832