共 50 条
- [22] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration Science China Technological Sciences, 2014, 57 : 128 - 135
- [24] Magnetically-enhanced capacitively-coupled plasma etching for 300 mm wafer-scale fabrication of Cu through-silicon-vias for 3D logic integration PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 53 - +
- [27] Energy Release Rate Estimation for Through Silicon Vias in 3-D IC Integration IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (01): : 57 - 65
- [29] Optimized lithography process for through-silicon vias-fabrication using a double-sided (structured) photomask for mask aligner lithography JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2015, 14 (03):