A Novel Double-Sided Etching and Electroplating Fabrication Scheme for Coaxial Through-Silicon-Vias in 3-D Integration

被引:0
|
作者
Chen, Zhiming [1 ]
Chen, Xuyan [1 ]
Wang, Han [1 ]
Cai, Ziru [1 ]
Xiong, Miao [1 ]
Hao, Yigang [1 ]
Ding, Yingtao [1 ]
Zhang, Ziyue [1 ,2 ]
机构
[1] Beijing Inst Technol, Sch Integrated Circuits & Elect, Beijing 100081, Peoples R China
[2] Beijing Inst Technol, Chongqing Inst Microelect & Microsyst, Chongqing 400030, Peoples R China
基金
中国国家自然科学基金; 中国博士后科学基金;
关键词
Through-silicon vias; Conductors; Insulators; Fabrication; Silicon; Electrochemical deposition; Radio frequency; 2.5-D/3-D heterogeneous integration; benzocyclobutene (BCB) insulator; coaxial through-silicon-via (TSV); double-sided microfabrication; ultrawideband; MICROSYSTEMS;
D O I
10.1109/TED.2024.3438677
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Compared to conventional through-silicon-via (TSV) technology, coaxial TSVs can provide better radio frequency (RF) transmission performance in terms of reduced transmission loss and enhanced impedance matching in 2.5-D/3-D heterogeneous integration of RF microsystems. This article presents a novel fabrication scheme for coaxial TSVs comprised of Cu-pillar inner conductors, annular benzocyclobutene (BCB) insulators, and annular Cu outer conductors. Complete Cu conductors are achieved by the proposed double-sided etching and electroplating method, in which the outer and inner conductors are fabricated from the front and back sides of the wafer, respectively. Besides, a thick BCB insulator without voids is realized based on the vacuum-assisted spin-filling technique. Due to the good feasibility of the fabrication processes, the dimensions of the coaxial TSV can be flexibly designed to meet the requirements for impedance matching. Coaxial TSVs with a height of 85 mu m, an inner conductor diameter of 45 mu m, and an insulator thickness of 53 mu m are successfully fabricated. Measurement results show that the TSVs exhibit a low leakage current between the inner and outer conductors of 1.28 pA at 20 V, and the return loss and insertion loss are better than - 16 and - 0.35 dB up to 40 GHz, respectively. Such compact and low-loss coaxial TSV structure together with its fabrication scheme facilitates the miniaturized, high-density, and high-performance 2.5-D/3-D heterogeneous integration of microsystems at RF and millimeter-wave (MMW) frequencies.
引用
收藏
页码:6249 / 6253
页数:5
相关论文
共 50 条
  • [1] Fabrication and Optimization of High Aspect Ratio Through-Silicon-Vias Electroplating for 3D Inductor
    Li, Haiwang
    Liu, Jiasi
    Xu, Tiantong
    Xia, Jingchao
    Tan, Xiao
    Tao, Zhi
    MICROMACHINES, 2018, 9 (10):
  • [2] Polymer Liner Formation in High Aspect Ratio Through-Silicon-Vias for 3-D Integration
    Huang, Cui
    Chen, Qianwen
    Wang, Zheyao
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (07): : 1107 - 1113
  • [3] Wideband Impedance Model for Coaxial Through-Silicon Vias in 3-D Integration
    Liang, Feng
    Wang, Gaofeng
    Zhao, Deshuang
    Wang, Bing-Zhong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2498 - 2504
  • [4] An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs
    Benabdeladhim, Mohamed
    Zayer, Fakhreddine
    Dghais, Wael
    Hamdi, Belgacem
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2018, 9 (07) : 264 - 270
  • [5] Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing
    Kandalaft, Nabeeh
    Rashidzadeh, Rashid
    Ahmadi, Majid
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 538 - 546
  • [6] Electrical Modeling and Characterization of Silicon-Core Coaxial Through-Silicon Vias in 3-D Integration
    Qian, Libo
    Xia, Yinshui
    He, Xitao
    Qian, Kefang
    Wang, Jian
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (08): : 1336 - 1343
  • [7] 3D integration of pixel readout chips using Through-Silicon-Vias
    Diaz, Francisco Piernas
    Alozy, Jerome
    Al-Tawil, Sara
    Buytaert, Jan
    Campbell, Michael
    Fritzsch, Thomas
    Kloukinas, Kostas
    Kovacs, Mark Istvan
    Cudie, Xavier Llopart
    Pinto, Mateus Vicente Barreto
    Wyllie, Ken
    JOURNAL OF INSTRUMENTATION, 2025, 20 (01):
  • [8] High aspect ratio copper through-silicon-vias for 3D integration
    Song, Chongshen
    Wang, Zheyao
    Chen, Qianwen
    Cai, Jian
    Liu, Litian
    MICROELECTRONIC ENGINEERING, 2008, 85 (10) : 1952 - 1956
  • [9] Moving Boundary Simulation and Experimental Verification of High Aspect-Ratio Through-Silicon-Vias for 3-D Integration
    Song, Chongshen
    Wang, Zheyao
    Tan, Zhimin
    Liu, Litian
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (01): : 23 - 31
  • [10] Experimental characterization of coaxial through silicon vias for 3D integration
    Adamshick, Stephen
    Coolbaugh, Douglas
    Liehr, Michael
    MICROELECTRONICS JOURNAL, 2015, 46 (05) : 377 - 382