共 50 条
- [1] Fabrication and Optimization of High Aspect Ratio Through-Silicon-Vias Electroplating for 3D Inductor MICROMACHINES, 2018, 9 (10):
- [2] Polymer Liner Formation in High Aspect Ratio Through-Silicon-Vias for 3-D Integration IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (07): : 1107 - 1113
- [6] Electrical Modeling and Characterization of Silicon-Core Coaxial Through-Silicon Vias in 3-D Integration IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (08): : 1336 - 1343
- [7] 3D integration of pixel readout chips using Through-Silicon-Vias JOURNAL OF INSTRUMENTATION, 2025, 20 (01):
- [9] Moving Boundary Simulation and Experimental Verification of High Aspect-Ratio Through-Silicon-Vias for 3-D Integration IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (01): : 23 - 31