3D integration of pixel readout chips using Through-Silicon-Vias

被引：0

作者：

Diaz, Francisco Piernas ^{[1
]}

Alozy, Jerome ^{[1
]}

Al-Tawil, Sara ^{[1
]}

Buytaert, Jan ^{[1
]}

Campbell, Michael ^{[1
]}

Fritzsch, Thomas ^{[2
]}

Kloukinas, Kostas ^{[1
]}

Kovacs, Mark Istvan ^{[1
]}

Cudie, Xavier Llopart ^{[1
]}

Pinto, Mateus Vicente Barreto ^{[3
]}

Wyllie, Ken ^{[1
]}

机构：

[1] European Org Nucl Res CERN, Geneva, Switzerland

[2] IZM Fraunhofer, Berlin, Germany

[3] Univ Geneva, Geneva, Switzerland

来源：

JOURNAL OF INSTRUMENTATION | 2025年 / 20卷 / 01期

关键词：

Electronic detector readout concepts (solid-state); Hybrid detectors; Particle tracking detectors; Pixelated detectors and associated VLSI electronics;

D O I：

10.1088/1748-0221/20/01/C01017

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

Particle tracking and imaging detectors are becoming increasingly complex, driven by demands for densely integrated functionality and maximal sensitive area. These challenging requirements can be met using 3D interconnect techniques widely used in industry. In this paper, we present the results of an evaluation of the 3D Through-Silicon-Via (TSV) technology, using the Timepix4 integrated circuit as a test-vehicle. We will present the concepts for 3D integration and test results from TSV-processed chips bonded to custom-designed circuit boards conceived as proofs-of-principle for future detector modules.

引用

页数：8

共 50 条

[1] High aspect ratio copper through-silicon-vias for 3D integration
Song, Chongshen
Wang, Zheyao
Chen, Qianwen
Cai, Jian
Liu, Litian
MICROELECTRONIC ENGINEERING, 2008, 85 (10) : 1952 - 1956
[2] Electrical Characterization of 3D Through-Silicon-Vias
Liu, F.
Gu, X.
Jenkins, K. A.
Cartier, E. A.
Liu, Y.
Song, P.
Koester, S. J.
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1100 - 1105
[3] Through-Silicon-Vias (TSVs) for 3D readout of ASIC for nearly gapless CdZnTe detector arrays
Hong, J.
Allen, B.
Grindlay, J.
Miyasaka, Hiromasa
Burnham, Jill
Hong, Sangki
Lei, Wesker
Barthelmy, Scott
Patti, Robert
Harrison, Fiona
HARD X-RAY, GAMMA-RAY, AND NEUTRON DETECTOR PHYSICS XIX, 2017, 10392
[4] Wideband Capacitance Evaluation of Silicon-Insulator-Silicon Through-Silicon-Vias for 3D Integration Applications
Wang, Xinghua
Xiong, Miao
Chen, Zhiming
Li, Bohao
Yan, Yangyang
Ding, Yingtao
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (02) : 216 - 219
[5] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration
Zhong ShunAn
Wang ShiWei
Chen QianWen
Ding YingTao
SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2014, 57 (01) : 128 - 135
[6] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration
ShunAn Zhong
ShiWei Wang
QianWen Chen
YingTao Ding
Science China Technological Sciences, 2014, 57 : 128 - 135
[7] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias(TSVs) for 3D integration
ZHONG ShunAn
WANG ShiWei
CHEN QianWen
DING YingTao
Science China(Technological Sciences), 2014, (01) : 128 - 135
[8] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias(TSVs) for 3D integration
ZHONG ShunAn
WANG ShiWei
CHEN QianWen
DING YingTao
Science China(Technological Sciences), 2014, 57 (01) : 128 - 135
[9] Testing 3D Chips Containing Through-Silicon Vias
Marinissen, Erik Jan
Zorian, Yervant
ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 569 - +
[10] A prospective low-k insulator for via-last through-silicon-vias (TSVs) in 3D integration
Tung Thanh Bui
Cheng, Xiaojin
Watanabe, Naoya
Kato, Fumiki
Kikuchi, Katsuya
Aoyagi, Masahiro
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2182 - 2187

← 1 2 3 4 5 →