OPTIMIZATION OF 8T SRAM BIT-CELL DESIGN

被引：0

作者：

Wu, Luping ^{[1
]}

Wang, Chunhsiung ^{[1
]}

Mo, Hongxiang ^{[1
]}

机构：

[1] HFC Semicond, SRAM Dept, Hangzhou, Peoples R China

来源：

CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC | 2024年

关键词：

SRAM; 8T bit-cell design; write margin; model simulation;

D O I：

10.1109/CSTIC61820.2024.10532111

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

In this paper, the simulation result reveals that write failure exists on the original two-port bitcell and with the optimized design, the write ability is improved by >66% over the normal 6T SRAM bitcell. A composite failure mode for 8T SRAM write operation was proposed according to the simulation data. Besides, the advantage of two-port SRAM, that the separated read port has no impact on write margin (WRM), has been clarified by decoupled circuit simulation for the first time. Simulations are performed using cadence virtuoso tool.

引用

页数：3

共 50 条

[21] Novel Asymmetric 8T SRAM Cell with Dynamic Power
Mo, Yi-Nan
Hang, Guo-Qiang
Zhang, Dan-Yan
[J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1480 - 1482
[22] A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
Jahinuzzaman, Shah M.
Rennie, David J.
Sachdev, Manoj
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3768 - 3773
[23] Design of differential TG based 8T SRAM cell for ultralow-power applications
Chandramaulashwar Roy
Aminul Islam
[J]. Microsystem Technologies, 2020, 26 : 3299 - 3310
[24] A Sub-threshold Eight Transistor (8T) SRAM Cell Design for Stability Improvement
Kushwah, C. B.
Vishvakarma, S. K.
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
[25] Design of differential TG based 8T SRAM cell for ultralow-power applications
Roy, Chandramaulashwar
Islam, Aminul
[J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (10): : 3299 - 3310
[26] A novel highly reliable and low-power radiation hardened SRAM bit-cell design
Lin, Dianpeng
Xu, Yiran
Liu, Xiaonian
Zhu, Wenyi
Dai, Lihua
Zhang, Mengying
Li, Xiaoyun
Xie, Xin
Jiang, Jianwei
Zhu, Huilong
Zhang, Zhengxuan
Zou, Shichang
[J]. IEICE ELECTRONICS EXPRESS, 2018, 15 (03):
[27] DESIGN OF LOW POWER 8T SRAM WITH SCHMITT TRIGGER LOGIC
Kumar, A. Kishore
Somasundareswari, D.
Duraisamy, V.
Pradeepa, T. Shunbaga
[J]. JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2014, 9 (06): : 670 - 677
[28] Design and analysis of single-ended robust low power 8T SRAM cell
Gupta, Neha
Pahuja, Hitesh
[J]. 4TH INTERNATIONAL CONFERENCE ON ADVANCEMENTS IN ENGINEERING & TECHNOLOGY (ICAET-2016), 2016, 57
[29] A novel 8T SRAM cell with improved read-SNM
Sil, Abhijit
Ghosh, Soumik
Bayoumi, Magdy
[J]. 2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 253 - 256
[30] A Novel 8T SRAM Cell with Improved Read and Write Margins
Li, Song
Lin, Zhiting
Zhang, Jiubai
Peng, Yuchun
Wu, Xiulong
[J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED SCIENCE AND ENGINEERING INNOVATION, 2015, 12 : 679 - 682

← 1 2 3 4 5 →