BEOL Layout Optimization to Improve RF Performance of 40nm Node Technology for High-Frequency Applications

被引：0
|
作者：
Das, Avishek [1 ]
Lin, Hsin-Cheng [2 ]
Liu, C. W. [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Sch Adv Technol, Taipei, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan
来源：
2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA | 2024年
关键词：
D O I：
10.1109/VLSITSA60681.2024.10546360
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
RF performance considering different transistor array layouts is studied and optimized by validated TCAD simulation. A Hybrid-Contact layout scheme is proposed to improve RF performance by reducing the gate parasitic capacitance and resistance from the interconnects. Optimizing the gate contacts and source-to-drain interconnection lines, the proposed layout improves maximum oscillation frequency up to 699 GHz without the cut-off frequency degradation as compared to the original Double Side Gate Contact layout.
引用
收藏
页数：2
相关论文
共 32 条
  • [21] An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor-Node Applications in 40nm CMOS/MTJ-Hybrid Technology Achieving 47.14μW Operation at 200MHz
    Natsui, Masanori
    Suzuki, Daisuke
    Tamakoshi, Akira
    Watanabe, Toshinari
    Honjo, Hiroaki
    Koike, Hiroki
    Nasuno, Takashi
    Ma, Yitao
    Tanigawa, Takaho
    Noguchi, Yasuo
    Yasuhira, Mitsuo
    Sato, Hideo
    Ikeda, Shoji
    Ohno, Hideo
    Endoh, Tetsuo
    Hanyu, Takahiro
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 202 - U1643
  • [22] A highly dense, high-performance 130nm node CMOS technology for large scale system-on-a-chip applications
    Ootsuka, F
    Wakahara, S
    Ichinose, K
    Honzawa, A
    Wada, S
    Sato, H
    Ando, T
    Ohta, H
    Watanabe, K
    Onai, T
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 575 - 578
  • [23] High Performance Ge CMOS with Novel InAlP-Passivated Channels for Future Sub-10 nm Technology Node Applications
    Liu, Bin
    Gong, Xiao
    Cheng, Ran
    Guo, Pengfei
    Zhou, Qian
    Owen, Man Hon Samuel
    Guo, Cheng
    Wang, Lanxiang
    Wang, Wei
    Yang, Yue
    Yeo, Yee-Chia
    Wan, Cheng-Tien
    Chen, Shu-Han
    Cheng, Chao-Ching
    Lin, You-Ru
    Wu, Cheng-Hsien
    Ko, Chih-Hsin
    Wann, Clement H.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [24] A 100 nm CMOS technology with "Sidewall-Notched" 40 nm transistors and SiC-Capped Cu/VLK interconnects for high performance microprocessor applications
    Nakai, S
    Takao, Y
    Otsuka, S
    Sugiyama, K
    Ohta, H
    Yamanoue, A
    Iriyama, Y
    Nanjyo, R
    Sekino, S
    Nagai, H
    Naitoh, K
    Nakamura, R
    Sambonsugi, Y
    Tagawa, Y
    Horiguchi, N
    Yamamoto, T
    Kojima, M
    Satoh, S
    Sugatani, S
    Sugii, T
    Kase, M
    Suzuki, K
    Nakaishi, M
    Miyajima, M
    Ohba, T
    Hanyu, I
    Yanai, K
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 66 - 67
  • [25] Device to circuit level implementation of JL-NSFET for DC/analog/RF applications at sub-5nm technology node: design optimization and temperature analysis
    Bheemudu, Vadthya
    Vaithiyanathan, Dhandapani
    Kaur, Baljit
    PHYSICA SCRIPTA, 2024, 99 (12)
  • [26] High Performance Complementary Ge Peaking FinFETs by Room Temperature Neutral Beam Oxidation for Sub-7 nm Technology Node Applications
    Lee, Y. -J.
    Hong, T. -C.
    Hsueh, F. -K.
    Sung, P. J.
    Chen, C. -Y.
    Chuang, S. -S.
    Cho, T. -C.
    Noda, S.
    Tsou, Y. -C.
    Kao, K. -H.
    Wu, C. -T.
    Yu, T. -Y.
    Jian, Y. -L.
    Su, C. -J.
    Huang, Y. -M.
    Huang, W. -H.
    Chen, B. -Y.
    Chen, M. -C.
    Huang, K. -P.
    Li, J. -Y.
    Chen, M. -J.
    Li, Y.
    Samukawa, S.
    Wu, W. -F.
    Huang, G. -W.
    Shieh, J. -M.
    Tseng, T. -Y.
    Chao, T. -S.
    Wang, Y. -H.
    Yeh, W. -K.
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [27] RF-MEMS Technology for Future (5G) Mobile and High-Frequency Applications: Reconfigurable 8-Bit Power Attenuator Tested up to 110 GHz
    Iannacci, J.
    Huhn, M.
    Tschoban, C.
    Poetter, H.
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (12) : 1646 - 1649
  • [28] Insight on Work-Function and Gate Oxide-Engineered Negative-Capacitance TFET for Enhanced Analog/RF Performance and DC Characteristics in High-Frequency Applications
    Sachan, Rajeev Kumar
    Vedvrat
    Gupta, Vidyadhar
    Bajpai, Shrish
    JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (12) : 8126 - 8140
  • [29] A low power 40nm CMOS technology featuring extremely high density of logic (2100kGate/mm2) and SRAM (0.195μm2) for wide range of mobile applications with wireless system
    Watanabe, R.
    Oishi, A.
    Sanuki, T.
    Kimijima, H.
    Okamoto, K.
    Fujita, S.
    Fukui, H.
    Yoshida, K.
    Otani, H.
    Morifuji, E.
    Kojima, K.
    Inohara, M.
    Igrashi, H.
    Honda, K.
    Yoshimura, H.
    Nakayama, T.
    Miyake, S.
    Hirai, T.
    Iwamoto, T.
    Nakahara, Y.
    Kinoshita, K.
    Morimoto, T.
    Kobayashi, S.
    Kyoh, S.
    Ikeda, M.
    Imai, K.
    Iwai, M.
    Nakamura, N.
    Matsuoka, F.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 641 - +
  • [30] High-Performance 40nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (VCC=0.5V) Logic Applications
    Radosavljevic, M.
    Ashley, T.
    Andreev, A.
    Coomber, S. D.
    Dewey, G.
    Emeny, M. T.
    Fearn, M.
    Hayes, D. G.
    Hilton, K. P.
    Hudait, M. K.
    Jefferies, R.
    Martin, T.
    Pillarisetty, R.
    Rachmady, W.
    Rakshit, T.
    Smith, S. J.
    Uren, M. J.
    Wallis, D. J.
    Wilding, P. J.
    Chau, Robert
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 727 - +
1234