BEOL Layout Optimization to Improve RF Performance of 40nm Node Technology for High-Frequency Applications

被引：0
|
作者：
Das, Avishek [1 ]
Lin, Hsin-Cheng [2 ]
Liu, C. W. [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Sch Adv Technol, Taipei, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan
来源：
2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA | 2024年
关键词：
D O I：
10.1109/VLSITSA60681.2024.10546360
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
RF performance considering different transistor array layouts is studied and optimized by validated TCAD simulation. A Hybrid-Contact layout scheme is proposed to improve RF performance by reducing the gate parasitic capacitance and resistance from the interconnects. Optimizing the gate contacts and source-to-drain interconnection lines, the proposed layout improves maximum oscillation frequency up to 699 GHz without the cut-off frequency degradation as compared to the original Double Side Gate Contact layout.
引用
收藏
页数：2
相关论文
共 32 条
  • [31] A 90nm CMOS MS/RF based foundry SOC technology comprising superb 185 GHz fT RFMOS and versatile, high-Q passive components for cost/performance optimization
    Chen, CH
    Chang, CS
    Chao, CP
    Kuan, JF
    Chang, CL
    Wang, SH
    Hsu, HM
    Lien, WY
    Tsai, YC
    Lin, HC
    Wu, CC
    Huang, CF
    Chen, SM
    Tseng, PM
    Chen, CW
    Ku, CC
    Lin, TY
    Chang, CF
    Lin, HJ
    Tsai, MR
    Chen, S
    Chen, CF
    Wei, MY
    Wang, YJ
    Lin, JCH
    Chen, WM
    Chang, CC
    King, MC
    Huang, CM
    Lin, CT
    Guo, JC
    Chern, GJ
    Tang, DD
    Sun, JYC
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 39 - 42
  • [32] A 100nm copper/low-K bulk CMOS technology with multi Vt and multi gate oxide integrated transistors for low standby power, high performance and RF/analog system on chip applications
    Yeap, GCF
    Chen, J
    Grudowski, P
    Jeon, Y
    Shiho, Y
    Qi, W
    Jallepalli, S
    Ramani, N
    Hellig, K
    Vishnubhotla, L
    Luo, T
    Tseng, H
    Du, Y
    Lim, S
    Abramowitz, P
    Reddy, C
    Parihar, S
    Singh, R
    Wright, M
    Patterson, K
    Benavides, N
    Bonser, D
    Gompel, TV
    Conner, J
    Lee, JJ
    Rendon, M
    Hall, D
    Nghiem, A
    Stout, R
    Weidemann, K
    Duvallet, A
    Alvis, J
    Dyer, D
    Burnett, D
    Ingersoll, P
    Wimmer, K
    Veeraraghavan, S
    Foisy, M
    Hall, M
    Pellerin, J
    Wristers, D
    Woo, M
    Lage, C
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 16 - 17
1234