Deep Learning Approach for Modeling the Power Consumption and Delay of Logic Circuits Employing GNRFET Technology

被引:1
|
作者
Emir, Recep [1 ]
Yamacli, Dilek Surekci [2 ]
Yamacli, Serhan [3 ]
Tekin, Sezai Alper [4 ]
机构
[1] Erciyes Univ, Dept Elect & Elect Engn, TR-38039 Kayseri, Turkiye
[2] Izmir Democracy Univ, Dept Econ, TR-35140 Izmir, Turkiye
[3] Izmir Democracy Univ, Dept Biomed Engn, TR-35140 Izmir, Turkiye
[4] Erciyes Univ, Dept Ind Design Engn, TR-38280 Kayseri, Turkiye
关键词
GNRFET; logic design; deep learning; power consumption; delay; DESIGN; ADDER;
D O I
10.3390/electronics13152993
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The interest in alternative logic technologies is continuously increasing for short nanometer designs. From this viewpoint, logic gates, full adder and D-latch designs based on graphene nanoribbon field effect transistors (GNRFETs) at 7 nm technology nodes were presented, considering that these structures are core elements for digital integrated circuits. Firstly, NOT, NOR and NAND gates were implemented using GNRFETs. Then, 28T full adder and 18T D-latch circuits based on CMOS logic were designed using GNRFETs. As the first result of this work, it was shown through HSPICE simulations that the average power consumption of the considered logic circuits employing GNRFETs was 78.6% lower than those built using classical Si-based MOSFETs. Similarly, the delay advantage of the logic circuits employing GNRFETs was calculated to be 53.2% lower than those using Si-based MOSFET counterparts. In addition, a deep learning model was developed to model both the power consumption and the propagation delay of GNRFET-based logic inverters. As the second result, it was demonstrated that the developed deep learning model could accurately represent the power consumption and delay of GNRFET-based logic circuits with the coefficient of determination (R2) values in the range of 0.86 and 0.99.
引用
收藏
页数:14
相关论文
共 50 条
  • [31] An effective modeling of power consumption and time delay for SRAM compiler
    Yan, Jinlong
    Lu, Wenjuan
    Peng, Chunyu
    Journal of Information and Computational Science, 2015, 12 (09): : 3373 - 3382
  • [32] Modeling Static Delay Variations in Push-Pull CMOS Digital Logic Circuits Due to Electrical Disturbances in the Power Supply
    Gao, Xu
    Sui, Chunchun
    Hemmady, Sameer
    Rivera, Joey
    Yakura, Susumu Joe
    Pommerenke, David
    Patnaik, Abhishek
    Beetner, Daryl G.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (05) : 1179 - 1187
  • [33] Modeling the dynamics of Covid-19 in Japan: employing data-driven deep learning approach
    Nelson, S. Patrick
    Raja, R.
    Eswaran, P.
    Alzabut, J.
    Rajchakit, G.
    INTERNATIONAL JOURNAL OF MACHINE LEARNING AND CYBERNETICS, 2024,
  • [34] An efficient approach to modeling and analysis of power electronic circuits
    Yildiz, AB
    Abut, N
    APEC '98 - THIRTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 1998, : 344 - 349
  • [35] BIPOLAR-TRANSISTOR DESIGN FOR OPTIMIZED POWER-DELAY LOGIC-CIRCUITS
    TANG, DD
    SOLOMON, PM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (04) : 679 - 684
  • [36] Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits
    Tajalli, Armin
    Alioto, Massimo
    Brauer, Elizabeth J.
    Leblebici, Yusuf
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 21 - +
  • [37] Noise Margin, Delay, and Power Model for Pseudo-CMOS TFT Logic Circuits
    Zhao, Qinghang
    Sun, Wenyu
    Zhao, Jiaqing
    Feng, Linrun
    Xu, Xiaoli
    Liu, Wenjiang
    Guo, Xiaojun
    Liu, Yongpan
    Yang, Huazhong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (06) : 2635 - 2642
  • [38] Reliable and ultra-low power approach for designing of logic circuits
    Ul Haq, Shams
    Sharma, Vijay Kumar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 85 - 95
  • [39] INDIDO: A novel low-power approach for domino logic circuits
    Mushtaq, Umayia
    Akram, Md Waseem
    Prasad, Dinesh
    Islam, Aminul
    PHYSICA SCRIPTA, 2024, 99 (07)
  • [40] Modeling and analysis of path delay faults in VLSI circuits: A statistical approach
    Hamad, M
    Cherri, AK
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 587 - 590