FPGA-based Hardware Software Co -design to Accelerate Brain Tumour Segmentation

被引:0
|
作者
Rayapati, Vinay [1 ]
Gogireddy, Ravi Kiran Reddy [1 ]
Gandi, Ajay Kumar [1 ]
Gajawada, Saketh [1 ]
Sanampudi, Gopala Krishna Reddy [1 ]
Rao, Nanditha [1 ]
机构
[1] Int Inst Informat Technol Bangalore, Bangalore, India
关键词
Terms Brain tumour segmentation; FPGA; Hardware software co-design; Accelerator;
D O I
10.1109/ISCAS58744.2024.10558230
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Brain tumors are a major concern, being the leading cause of cancer-related deaths. Computer-aided diagnosis significantly reduces the workload on physicians and improves cancer diagnosis and treatment. Brain tumor segmentation is a computationally intensive image-processing task. In this paper, we propose an FPGA-based Hardware-Software Co-design to accelerate this task using Watershed and Otsu thresholding algorithms. The FPGA handles parallel components, while the CPU manages sequential tasks in the same System -on-Chip (SoC). Using PolarFire Icicle FPGA platform, we process 20 MRI brain scan images (128x128) from the Kaggle dataset. Implementing both algorithms in parallel on the FPGA results in a 1.97x acceleration compared to a CPU -only implementation, mainly achieved by a 1973x reduction in latency when moving the Otsu algorithm from the CPU to the FPGA. This optimization employs DSP/MATH blocks, loop unrolling, and pipelining techniques.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Hardware-Software Co-design to Accelerate Neural Network Applications
    Imani, Mohsen
    Garcia, Ricardo
    Gupta, Saransh
    Rosing, Tajana
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)
  • [42] Hardware/Software Co-design for Line Detection Algorithm on FPGA
    Kayankit, W.
    Suntiamorntut, W.
    ECTI-CON: 2009 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 569 - 571
  • [43] Hardware/Software co-design of a key point detector on FPGA
    Chati, H. Diakou
    Muehlbauer, F.
    Braun, T.
    Bobda, C.
    Berns, K.
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 355 - +
  • [44] Hardware software co-design of a fast bilateral filter in FPGA
    Pal, Chandrajit
    Chaudhury, Kunal N.
    Samanta, Asit
    Chakrabarti, Amlan
    Ghosh, Ranjan
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [45] A Hardware-Software Cooperative Interval-Replaying for FPGA-based Architecture Evaluation
    Cui, Hongwei
    Liang, Shuhao
    Cui, Yujie
    Zhang, Weiqi
    Zhan, Honglan
    Yang, Chun
    Liu, Xianhua
    Cheng, Xu
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [46] A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH
    So, Hayden Kwok-Hay
    Brodersen, Robert
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2008, 7 (02)
  • [47] Hardware/software integration for FPGA-based All-Pairs Shortest-Paths
    Bondhugula, Uday
    Devulapalli, Ananth
    Dinan, James
    Fernando, Joseph
    Wyckoff, Pete
    Stahlberg, Eric
    Sadayappan, P.
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 152 - +
  • [48] Fast FPGA-based area and latency estimation for a novel hardware/software partitioning scheme
    Abdelhalim, M. B.
    Habib, S. E. -D.
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 741 - 745
  • [49] Using FIFOs in hardware-software co-design for FPGA based embedded systems
    Ross, C
    Bohm, W
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 318 - 319
  • [50] Hardware-Software Extensions To A Softcore Processor For FPGA-Based Adaptive PID Control
    Gomes, T.
    Garcia, P.
    Pinto, S.
    Salgado, F.
    Cabral, J.
    Monteiro, J.
    Tavares, A.
    2013 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2013,