FPGA-based Hardware Software Co -design to Accelerate Brain Tumour Segmentation

被引:0
|
作者
Rayapati, Vinay [1 ]
Gogireddy, Ravi Kiran Reddy [1 ]
Gandi, Ajay Kumar [1 ]
Gajawada, Saketh [1 ]
Sanampudi, Gopala Krishna Reddy [1 ]
Rao, Nanditha [1 ]
机构
[1] Int Inst Informat Technol Bangalore, Bangalore, India
关键词
Terms Brain tumour segmentation; FPGA; Hardware software co-design; Accelerator;
D O I
10.1109/ISCAS58744.2024.10558230
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Brain tumors are a major concern, being the leading cause of cancer-related deaths. Computer-aided diagnosis significantly reduces the workload on physicians and improves cancer diagnosis and treatment. Brain tumor segmentation is a computationally intensive image-processing task. In this paper, we propose an FPGA-based Hardware-Software Co-design to accelerate this task using Watershed and Otsu thresholding algorithms. The FPGA handles parallel components, while the CPU manages sequential tasks in the same System -on-Chip (SoC). Using PolarFire Icicle FPGA platform, we process 20 MRI brain scan images (128x128) from the Kaggle dataset. Implementing both algorithms in parallel on the FPGA results in a 1.97x acceleration compared to a CPU -only implementation, mainly achieved by a 1973x reduction in latency when moving the Otsu algorithm from the CPU to the FPGA. This optimization employs DSP/MATH blocks, loop unrolling, and pipelining techniques.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Compilation for FPGA-based reconfigurable hardware
    Cardoso, JMP
    Neto, HC
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 65 - 75
  • [32] On How to Efficiently Accelerate Brain Network Analysis on FPGA-Based Computing System
    Gnemmi, Giulia
    Crippa, Mattia
    Durelli, Gianluca
    Cattaneo, Riccardo
    Pallotta, Gabriele
    Santambrogio, Marco D.
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [33] Fast FPGA-based delay estimation for a novel hardware/software partitioning scheme
    Abdelhalim, M. B.
    Habib, S. E. -D.
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 175 - 181
  • [34] A Hardware/Software Framework for the Integration of FPGA-based Accelerators into Cloud Computing Infrastructures
    Steinert, Fritjof
    Kreowsky, Philipp
    Wisotzky, Eric L.
    Unger, Christian
    Stabernack, Benno
    2020 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2020), 2020, : 23 - 28
  • [35] Exploring the hardware/software continuum in a computer engineering capstone design class using FPGA-based programmable logic
    Loo, SM
    Wells, BE
    Gaede, RK
    2001 International Conference on Microelectronic Systems Education, Proceedings: DESIGNING MICROSYSTEMS IN THE NEW MILLENNIUM, 2001, : 36 - 37
  • [36] Design of a hardware/software FPGA-based driver system for a large area high resolution CCD image sensor
    Chen Y.
    Xu W.
    Zhao R.
    Chen X.
    Photonic Sensors, 2014, 4 (03) : 274 - 280
  • [37] Design Space Exploration in an FPGA-Based Software Defined Radio
    Gautier, Matthieu
    Ouedraogo, Ganda Stephane
    Sentieys, Olivier
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 22 - 27
  • [38] FPGA-based hardware design for scale-invariant feature transform
    Li S.-A.
    Wang W.-Y.
    Pan W.-Z.
    Hsu C.-C.J.
    Lu C.-K.
    Hsu, Chen-Chien James (jhsu@ntnu.edu.tw), 2018, Institute of Electrical and Electronics Engineers Inc., United States (06) : 43850 - 43864
  • [39] High Throughput FPGA-Based Object Detection via Algorithm-Hardware Co-Design
    Anupreetham, Anupreetham
    Ibrahim, Mohamed
    Hall, Mathew
    Boutros, Andrew
    Kuzhively, Ajay
    Mohanty, Abinash
    Nurvitadhi, Eriko
    Betz, Vaughn
    Cao, Yu
    Seo, Jae-Sun
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (01)
  • [40] HAAC: A Hardware-Software Co-Design to Accelerate Garbled Circuits
    Mo, Jianqiao
    Gopinath, Jayanth
    Reagen, Brandon
    PROCEEDINGS OF THE 2023 THE 50TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2023, 2023, : 128 - 140