FPGA-based Hardware Software Co -design to Accelerate Brain Tumour Segmentation

被引:0
|
作者
Rayapati, Vinay [1 ]
Gogireddy, Ravi Kiran Reddy [1 ]
Gandi, Ajay Kumar [1 ]
Gajawada, Saketh [1 ]
Sanampudi, Gopala Krishna Reddy [1 ]
Rao, Nanditha [1 ]
机构
[1] Int Inst Informat Technol Bangalore, Bangalore, India
关键词
Terms Brain tumour segmentation; FPGA; Hardware software co-design; Accelerator;
D O I
10.1109/ISCAS58744.2024.10558230
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Brain tumors are a major concern, being the leading cause of cancer-related deaths. Computer-aided diagnosis significantly reduces the workload on physicians and improves cancer diagnosis and treatment. Brain tumor segmentation is a computationally intensive image-processing task. In this paper, we propose an FPGA-based Hardware-Software Co-design to accelerate this task using Watershed and Otsu thresholding algorithms. The FPGA handles parallel components, while the CPU manages sequential tasks in the same System -on-Chip (SoC). Using PolarFire Icicle FPGA platform, we process 20 MRI brain scan images (128x128) from the Kaggle dataset. Implementing both algorithms in parallel on the FPGA results in a 1.97x acceleration compared to a CPU -only implementation, mainly achieved by a 1973x reduction in latency when moving the Otsu algorithm from the CPU to the FPGA. This optimization employs DSP/MATH blocks, loop unrolling, and pipelining techniques.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] WPU: A FPGA-based Scalable, Efficient and Software/Hardware Co-design Deep Neural Network Inference Acceleration Processor
    Xie, Xie
    Wu, Chang
    2021 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE BIG DATA AND INTELLIGENT SYSTEMS (HPBD&IS), 2021, : 1 - 5
  • [22] Software-oriented approach to hardware-software co-simulation for FPGA-based RISC extensible processor
    Tham, K. S.
    Maskell, D. L.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 309 - 314
  • [23] Design Framework for FPGA-based Hardware Accelerators with Heterogeneous Interconnect
    Cuong Pham-Quoc
    PROCEEDINGS OF 2019 6TH NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT (NAFOSTED) CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2019, : 148 - 153
  • [24] Hardware, design and implementation issues on a FPGA-based smart camera
    Dias, Fabio
    Berry, Francois
    Serot, Jocelyn
    Marmoiton, Francois
    2007 FIRST ACM/IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS, 2007, : 17 - 23
  • [25] An FPGA-Based Hardware/Software Design Using Binarized Neural Networks for Agricultural Applications: A Case Study
    Huang, Chun-Hsian
    IEEE ACCESS, 2021, 9 : 26523 - 26531
  • [26] On Teaching Hardware/Software Co-design using FPGA
    Bencheva, N.
    Kostadinov, N.
    Ruseva, Y.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2010, (06) : 91 - 94
  • [27] Design of modular joint controller based on FPGA with software/hardware co-design methods
    Zhang, Qi
    Xie, Zong-Wu
    Liu, Hong
    Cai, He-Gao
    Dianji yu Kongzhi Xuebao/Electric Machines and Control, 2013, 17 (08): : 91 - 99
  • [28] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
  • [29] A Fast and Efficient FPGA-based Level Set Hardware Accelerator for Image Segmentation
    Liu Ye
    Xiao Jianbiao
    Wu Fei
    Chang Liang
    Zhou Jun
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (06) : 1525 - 1532
  • [30] FPGA-based Systems for Evolvable Hardware
    Lambert, Cyrille
    Kalganova, Tatiana
    Stomeo, Emanuele
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 12, 2006, 12 : 123 - +