Integration and verification case of IP-core based system on chip design

被引：2

作者：

胡越黎 ^{[1
,2
]}

周谌 ^{[2
]}

机构：

[1] School of Mechanical and Electronic Engineering and Automation,Shanghai University

[2] Key Laboratory of Advanced Display and System

来源：

Journal of Shanghai University(English Edition) | 2010年 / 14卷 / 05期

关键词：

D O I：

暂无

中图分类号：

TN47 [大规模集成电路、超大规模集成电路];

学科分类号：

摘要：

In this paper, the design and verification process of an automobile-engine-fan control system on chip (SoC) are introduced. The SoC system, SHU-MV08, reuses four new intellectual property (IP) cores and the design flow is accomplished with 0.35 μm chartered CMOS technology. Some special functions of IP cores, the detailed integration scheme of four IP cores, and the verification method of the entire SoC are presented. To settle the verification problems brought by analog IP cores, NanoSim based chip-level mixed-signal verification method is introduced. The verification time is greatly reduced and the first tape-out achieves success which proves the validity of our design.

引用

页码：349 / 353

页数：5

共 50 条

[21] IP Core Based Architecture of Telecommand System-on-Chip (SoC) for Spacecraft applications
Rajesvari, R.
Manoj, G.
Ponrani, Angelin M.
Annie, Merin Joy
INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, IMAGE PROCESSING AND PATTERN RECOGNITION (ICSIPR 2013), 2013, : 163 - 168
[22] A processor core synthesis system in IP-based SoC design
Tomono, Naoki
Kohara, Shunitsu
Uchida, Jumpei
Miyaoka, Yuichiro
Togawa, Nozomu
Yanagisawa, Masao
Ohtsuki, Tatsuo
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 286 - 291
[23] Design and implementation of FPD system based on the fractal scanning IP core
Xu, Meihua
Ran, Feng
Chen, Zhangjin
Zhang, Qing
AD'07: Proceedings of Asia Display 2007, Vols 1 and 2, 2007, : 2083 - 2088
[24] A component library for IP core based system level design automation
Jiang, Chenqian
Bian, Jinian
Zhao, Kang
Tong, Kun
7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 321 - +
[25] System Verilog based Design and Implementation of LCD Controller IP Core
Chandran, Mithuna O.
Libin, T. T.
Rao, S. Krishnakumar
Oommen, Biju C.
2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
[26] Analog verification IP and the next stage in the evolution of system-on-chip
Bhanot, Sandipan
Electronic Engineering Times, 2005, (1399) : 18 - 20
[27] SystemG-based reconfigurable IP modelling for system-on-chip design
Ahmadinia, Ali
Ahmad, Balal
Erdogan, Ahmet
Arslan, Tughrul
PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 362 - 367
[28] The Virtual chip set: a parametric IP library for system on a chip design
Filippi, E
Licciardi, L
Montanaro, A
Paolini, M
Turolla, M
Taliercio, M
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 97 - 100
[29] Design space exploration methodologies for IP-based system-on-a-chip
Ascia, G
Catania, R
Palesi, M
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 364 - 367
[30] AIDI: an Adaptive Image Denoising FPGA-based IP-core for real-time applications
Di Carlo, Stefano
Prinetto, Paolo
Rolfo, Daniele
Trotta, Pascal
2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2013, : 99 - 106

← 1 2 3 4 5 →