Integration and verification case of IP-core based system on chip design

被引:2
|
作者
胡越黎 [1 ,2 ]
周谌 [2 ]
机构
[1] School of Mechanical and Electronic Engineering and Automation,Shanghai University
[2] Key Laboratory of Advanced Display and System
关键词
D O I
暂无
中图分类号
TN47 [大规模集成电路、超大规模集成电路];
学科分类号
摘要
In this paper, the design and verification process of an automobile-engine-fan control system on chip (SoC) are introduced. The SoC system, SHU-MV08, reuses four new intellectual property (IP) cores and the design flow is accomplished with 0.35 μm chartered CMOS technology. Some special functions of IP cores, the detailed integration scheme of four IP cores, and the verification method of the entire SoC are presented. To settle the verification problems brought by analog IP cores, NanoSim based chip-level mixed-signal verification method is introduced. The verification time is greatly reduced and the first tape-out achieves success which proves the validity of our design.
引用
收藏
页码:349 / 353
页数:5
相关论文
共 50 条
  • [31] The use of SystemC for design verification and integration test of IP-cores
    Fin, A
    Fummi, F
    Signoretto, D
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 76 - 80
  • [32] Design and Verification of Fault Tolerance IP Core using SIHFT Technique
    Solanki, Sandeep
    Kaur, Manjit
    2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 860 - 863
  • [33] Design and Verification of Ethernet, VME IP Core Using ACE and CDC
    Preetam, Isukametla Neenu
    Mazumder, Pankaj
    Kumar, Sai T.
    Krishna, Raghu S.
    Kumawat, Renu
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 194 - 198
  • [34] Design and Verification for Data Interface 8051_USB IP Core
    Chen, Yali
    Zheng, Likun
    Li, Zheying
    MECHATRONICS AND INDUSTRIAL INFORMATICS, PTS 1-4, 2013, 321-324 : 387 - 390
  • [35] IP reuse creation for system-on-a-chip design
    Bricaud, PJ
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 395 - 401
  • [36] Verification of a configurable processor core for system-on-a-chip designs
    Shen, HH
    Zhang, H
    Xu, T
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 894 - 897
  • [37] Constrained algorithmic IP design for system-on-chip
    Coussy, P.
    Casseau, E.
    Bomel, P.
    Baganne, A.
    Martin, E.
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 94 - 105
  • [38] An IP Wrapper Design for System-on-a-Chip Test
    Wang, Danghui
    Gao, Deyuan
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 135 - 138
  • [39] Design of Chip Verification Platform Based on Network
    Yang, Pei
    Chen, Weitong
    Lai, Jinmei
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1485 - 1487
  • [40] Experiences in developing a research-focused project course:: IP-core based IC design enabled by 3D wafer bonding
    Lü, JQ
    Gutmann, RJ
    2001 International Conference on Microelectronic Systems Education, Proceedings: DESIGNING MICROSYSTEMS IN THE NEW MILLENNIUM, 2001, : 89 - 90