共 50 条
- [31] The use of SystemC for design verification and integration test of IP-cores 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 76 - 80
- [32] Design and Verification of Fault Tolerance IP Core using SIHFT Technique 2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 860 - 863
- [33] Design and Verification of Ethernet, VME IP Core Using ACE and CDC 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 194 - 198
- [34] Design and Verification for Data Interface 8051_USB IP Core MECHATRONICS AND INDUSTRIAL INFORMATICS, PTS 1-4, 2013, 321-324 : 387 - 390
- [35] IP reuse creation for system-on-a-chip design PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 395 - 401
- [36] Verification of a configurable processor core for system-on-a-chip designs 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 894 - 897
- [38] An IP Wrapper Design for System-on-a-Chip Test ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 135 - 138
- [39] Design of Chip Verification Platform Based on Network 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1485 - 1487
- [40] Experiences in developing a research-focused project course:: IP-core based IC design enabled by 3D wafer bonding 2001 International Conference on Microelectronic Systems Education, Proceedings: DESIGNING MICROSYSTEMS IN THE NEW MILLENNIUM, 2001, : 89 - 90