Numerical Model for 32-Bit Magnonic Ripple Carry Adder

被引：5
|
作者：
Garlando, Umberto [1 ]
Wang, Qi [2 ]
Dobrovolskiy, Oleksandr V. [2 ]
Chumak, Andrii V. [2 ]
Riente, Fabrizio [1 ]
机构：
[1] Politecnico di Torino, Department of Electronics and Telecommunications, Torino,10129, Italy
[2] University of Vienna, Faculty of Physics, Vienna,A-1090, Austria
来源：
IEEE Transactions on Emerging Topics in Computing | 2023年 / 11卷 / 03期
关键词：
D O I：
10.1109/TETC.2023.3238581
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：679 / 688
相关论文
共 50 条
  • [1] A 32-Bit Ripple-Ling Hybrid Carry Adder
    Shang, Ning
    Wang, Zhou
    Liu, Ruikang
    Huang, Yizhou
    Zhang, Yin
    He, Zhangqing
    Wan, Meilin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (06) : 2709 - 2722
  • [2] REVERSIBLE ADDER DESIGN FOR RIPPLE CARRY AND CARRY LOOK AHEAD (4, 8, 16, 32-bit)
    Somani, Neelam
    Chaudhary, Chitrita
    Yadav, Sharad
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1387 - 1392
  • [3] Delay Efficient 32-Bit Carry-Skip Adder
    Lin, Yu Shen
    Radhakrishnan, Damu
    [J]. VLSI DESIGN, 2008,
  • [4] Delay efficient 32-bit carry-skip adder
    Lin, Yu Shen
    Radhakrishnan, Darnu
    [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 506 - 509
  • [5] An improved 32-bit Carry-Lookahead Adder with Conditional Carry-Selection
    Chen Ping-hua
    Zhao Juan
    Xie Guo-bo
    Li Yi-jun
    [J]. ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1911 - 1913
  • [6] A GaAs 32-bit adder
    BeaumontSmith, A
    Burgess, N
    [J]. 13TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1997, : 10 - 17
  • [7] An Architecture for 32-bit Energy-Efficient Wallace Tree Carry Save Adder
    Madhu
    Pandey, Jai Gopal
    Dhiman, Gaurav
    [J]. 2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 232 - 235
  • [8] A static low-power, high-performance 32-bit carry skip adder
    Chirca, K
    Schulte, N
    Glossner, J
    Wang, HR
    Mamidi, S
    Balzola, P
    Vassiliadis, S
    [J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 615 - 619
  • [9] A 1.67 GHz 32-bit pipelined carry-select adder using the complementary scheme
    Kim, YJ
    Sung, KH
    Kim, LS
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 461 - 464
  • [10] A 1.2V 500MHz 32-bit carry-lookahead adder
    Cheng, KH
    Lee, WS
    Huang, YC
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 765 - 768
12345