共 50 条
- [41] Unveiling Thermal Cross Talk in 5nm Gate-All-Around Stacked Nanosheet FETs: A Machine Learning Perspective [J]. PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 49 - 54
- [42] Analytical Drain Current Model For Damaged Gate All Around (GAA) MOSFET Including Quantum and Velocity Overshoot Effects [J]. NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 716 - 719
- [43] Vertical InAs-Si Gate-All-Around Tunnel FETs Integrated on Si Using Selective Epitaxy in Nanotube Templates [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 182 - 189
- [44] Threshold Voltage of Nanoscale Si Gate-all-around MOSFET: Short-channel, Quantum, and Volume Effects [J]. PROCEEDINGS OF THE 2013 IEEE 5TH INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2013, : 27 - 29
- [45] On quantum effects and low frequency noise spectroscopy in Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures [J]. 2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 5 - 8
- [46] NBTI Impact of Surface Orientation in Stacked Gate-All-Around Nanosheet Transistor [J]. 2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
- [47] High Performance InGaAs Gate-All-Around Nanosheet FET on Si Using Template Assisted Selective Epitaxy [J]. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,