Effects of Electron Quantum Confinement on Velocity Overshoot in Si Nanosheet Gate-All-Around FETs

被引:0
|
作者
Hattori, Junichi [1 ]
Fukuda, Koichi [1 ]
Ikegami, Tsutomu [1 ]
Hayashi, Yoshihiro [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, Tsukuba 3058568, Japan
关键词
Device simulation; gate-all-around (GAA); nanosheet (NS) field-effect transistor (FET); quantum confinement; technology computer-aided design (TCAD); velocity overshoot; TRANSPORT; DEVICES;
D O I
10.1109/TED.2024.3389633
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We study the relationship between velocity overshoot (VO) and quantum confinement (QC) in electron transport in Si nanosheet (NS) gate-all-around (GAA) field-effect transistors (FETs) through device simulation. VO is incorporated into the simulation with an energy transport (ET) model, and QC with a density-gradient (DG) model. We measure the effects of VO on the NS FETs by comparing their static characteristics obtained with the ET model and with a drift-diffusion (DD) model, which essentially cannot consider VO, and then examine the differences in the VO effects between the cases with and without QC. VO increases the drain current, and QC enhances this increase by gathering electrons inside the NS. This enhancement increases as the gate length decreases, although it eventually begins to decrease. It also generally increases as the gate voltage decreases. However, it shows a more complex behavior for a change in NS thickness, depending on the gate length and gate voltage. These behaviors of the VO effect enhancement by QC can be well explained from the effective potential acting on electrons in the NS.
引用
收藏
页码:3498 / 3503
页数:6
相关论文
共 50 条
  • [41] Unveiling Thermal Cross Talk in 5nm Gate-All-Around Stacked Nanosheet FETs: A Machine Learning Perspective
    Kumar, Vivek
    Anand, Nischal
    Rai, Rohit
    Chauhan, Sneha
    Patel, Jyoti
    [J]. PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 49 - 54
  • [42] Analytical Drain Current Model For Damaged Gate All Around (GAA) MOSFET Including Quantum and Velocity Overshoot Effects
    Gautam, Rajni
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    [J]. NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 716 - 719
  • [43] Vertical InAs-Si Gate-All-Around Tunnel FETs Integrated on Si Using Selective Epitaxy in Nanotube Templates
    Cutaia, Davide
    Moselund, Kirsten E.
    Borg, Mattias
    Schmid, Heinz
    Gignac, Lynne
    Breslin, Chris M.
    Karg, Siegfried
    Uccelli, Emanuele
    Riel, Heike
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 182 - 189
  • [44] Threshold Voltage of Nanoscale Si Gate-all-around MOSFET: Short-channel, Quantum, and Volume Effects
    Sun, Min-Chul
    Kim, Hyun Woo
    Kim, Sang Wan
    Lee, Jung Han
    Kim, Hyungjin
    Park, Byung-Gook
    [J]. PROCEEDINGS OF THE 2013 IEEE 5TH INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2013, : 27 - 29
  • [45] On quantum effects and low frequency noise spectroscopy in Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    [J]. 2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 5 - 8
  • [46] NBTI Impact of Surface Orientation in Stacked Gate-All-Around Nanosheet Transistor
    Zhou, Huimei
    Wang, Miaomiao
    Zhang, Jingyun
    Watanabe, Koji
    Durfee, Curtis
    Mochizuki, Shogo
    Bao, Ruqiang
    Southwick, Richard
    Bhuiyan, Maruf
    Veeraraghavan, Basker
    [J]. 2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [47] High Performance InGaAs Gate-All-Around Nanosheet FET on Si Using Template Assisted Selective Epitaxy
    Lee, S.
    Cheng, C. -W.
    Sun, X.
    D'Emic, C.
    Miyazoe, H.
    Frank, M. M.
    Lofaro, M.
    Bruley, J.
    Hashemi, P.
    Ott, J. A.
    Ando, T.
    Spratt, W.
    Cohen, G. M.
    Lavoie, C.
    Bruce, R.
    Patel, J.
    Schmid, H.
    Czornomaz, L.
    Narayanan, V.
    Mo, R. T.
    Leobandung, E.
    [J]. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [48] A Novel Si Nanosheet Channel Release Process for the Fabrication of Gate-All-Around Transistors and Its Mechanism Investigation
    Sun, Xin
    Wang, Dawei
    Qian, Lewen
    Liu, Tao
    Yang, Jingwen
    Chen, Kun
    Wang, Luyu
    Huang, Ziqiang
    Xu, Min
    Wang, Chen
    Wu, Chunlei
    Xu, Saisheng
    Zhang, David Wei
    [J]. NANOMATERIALS, 2023, 13 (03)
  • [49] Impact of Process Variation on Nanosheet Gate-All-Around Complementary FET (CFET)
    Yang, Xiaoqiao
    Li, Xianglong
    Liu, Ziyu
    Sun, Yabin
    Liu, Yun
    Li, Xiaojin
    Shi, Yanling
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (07) : 4029 - 4036
  • [50] Defect spectroscopy of sidewall interfaces in gate-all-around silicon nanosheet FET
    Lee, Kookjin
    Kim, Yeonsu
    Lee, Hyebin
    Park, Sojeong
    Lee, Yongwoo
    Joo, Min-Kyu
    Ji, Hyunjin
    Lee, Jaewoo
    Chun, Jungu
    Sung, Moonsoo
    Cho, Young-Hoon
    Kim, Doyoon
    Choi, Junhee
    Lee, Jae Woo
    Jeon, Dae-Young
    Choi, Sung-Jin
    Kim, Gyu-Tae
    [J]. NANOTECHNOLOGY, 2021, 32 (16)