ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory

被引:0
|
作者
LI Huize
JIN Hai
ZHENG Long
HUANG Yu
LIAO Xiaofei
机构
[1] NationalEngineeringResearchCenterforBigDataTechnologyandSystem,ServicesComputingTechnologyandSystemLab,ClustersandGridComputingLab,SchoolofComputerScienceandTechnology,HuazhongUniversityofScienceandTechnology,Wuhan,China
关键词
ReCAM; parallel sorting; architecture design; processing-in-memory;
D O I
暂无
中图分类号
TP333 [存贮器];
学科分类号
摘要
With the increasing amount of data, there is an urgent need for efficient sorting algorithms to process large data sets. Hardware sorting algorithms have attracted much attention because they can take advantage of different hardware’s parallelism. But the traditional hardware sort accelerators suffer "memory wall" problems since their multiple rounds of data transmission between the memory and the processor. In this paper, we utilize the in-situ processing ability of the ReRAM crossbar to design a new ReCAM array that can process the matrix-vector multiplication operation and the vector-scalar comparison in the same array simultaneously. Using this designed ReCAM array, we present ReCSA, which is the first dedicated ReCAM-based sort accelerator. Besides hardware designs, we also develop algorithms to maximize memory utilization and minimize memory exchanges to improve sorting performance. The sorting algorithm in ReCSA can process various data types, such as integer, float, double, and strings. We also present experiments to evaluate the performance and energy efficiency against the state-of-the-art sort accelerators. The experimental results show that ReCSA has 90.92×, 46.13×, 27.38×, 84.57×, and 3.36× speedups against CPU-, GPU-, FPGA-, NDP-, and PIM-based platforms when processing numeric data sets. ReCSA also has 24.82×, 32.94×, and 18.22× performance improvement when processing string data sets compared with CPU-, GPU-, and FPGA-based platforms.
引用
收藏
相关论文
共 50 条
  • [21] GRAM: Graph Processing in a ReRAM-based Computational Memory
    Zhou, Minxuan
    Imani, Mohsen
    Gupta, Saransh
    Kim, Yeseong
    Rosing, Tajana
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 591 - 596
  • [22] On the Design and Development of a ReRAM-based Computational Memory Prototype
    Fernandez, Carlos
    Vourkas, Ioannis
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [23] A ReRAM-Based Convolutional Neural Network Accelerator Using the Analog Layer Normalization Technique
    Gi, Sang-Gyun
    Lee, Hyunkeun
    Jang, Jingon
    Lee, Byung-Geun
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (06) : 6442 - 6451
  • [24] ReRAM-Based Intrinsically Secure Memory: A Feasibility Analysis
    Olexa, Nicholas
    Jha, Rashmi
    Mandal, Soumyajit
    Bhunia, Swamp
    PROCEEDINGS OF THE 2019 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2019, : 218 - 225
  • [25] Reliable ReRAM-based Logic Operations for Computing in Memory
    Moreau, Mathieu
    Muhr, Eloi
    Bocquet, Marc
    Aziza, Hassen
    Portal, Jean-Michel
    Giraud, Bastien
    Noel, Jean-Philippe
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 192 - 195
  • [26] PhGraph: A High-Performance ReRAM-Based Accelerator for Hypergraph Applications
    Zheng, Long
    Hu, Ao
    Wang, Qinggang
    Huang, Yu
    Huang, Haoqin
    Yao, Pengcheng
    Xiong, Shuyi
    Liao, Xiaofei
    Jin, Hai
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (05) : 1318 - 1331
  • [27] Design for ReRAM-based Main-Memory Architectures
    Jagasivamani, Meenatchi
    Walden, Candace
    Singh, Devesh
    Kang, Luyi
    Li, Shang
    Asnaashari, Mehdi
    Dubois, Sylvain
    Yeung, Donald
    Jacob, Bruce
    MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 342 - 350
  • [28] AtomLayer: A Universal ReRAM-Based CNN Accelerator with Atomic Layer Computation
    Qiao, Ximing
    Cao, Xiong
    Yang, Huanrui
    Song, Linghao
    Li, Hai
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [29] A ReRAM-Based Processing-In-Memory Architecture for Hyperdimensional Computing
    Liu, Cong
    Wu, Kaibo
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    Zhang, Yu
    Yang, Jing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 512 - 524
  • [30] ReRAM-based Processing-in-Memory Architecture for Blockchain Platforms
    Wang, Fang
    Shen, Zhaoyan
    Han, Lei
    Shao, Zili
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 615 - 620