ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory

被引:0
|
作者
LI Huize
JIN Hai
ZHENG Long
HUANG Yu
LIAO Xiaofei
机构
[1] NationalEngineeringResearchCenterforBigDataTechnologyandSystem,ServicesComputingTechnologyandSystemLab,ClustersandGridComputingLab,SchoolofComputerScienceandTechnology,HuazhongUniversityofScienceandTechnology,Wuhan,China
关键词
ReCAM; parallel sorting; architecture design; processing-in-memory;
D O I
暂无
中图分类号
TP333 [存贮器];
学科分类号
摘要
With the increasing amount of data, there is an urgent need for efficient sorting algorithms to process large data sets. Hardware sorting algorithms have attracted much attention because they can take advantage of different hardware’s parallelism. But the traditional hardware sort accelerators suffer "memory wall" problems since their multiple rounds of data transmission between the memory and the processor. In this paper, we utilize the in-situ processing ability of the ReRAM crossbar to design a new ReCAM array that can process the matrix-vector multiplication operation and the vector-scalar comparison in the same array simultaneously. Using this designed ReCAM array, we present ReCSA, which is the first dedicated ReCAM-based sort accelerator. Besides hardware designs, we also develop algorithms to maximize memory utilization and minimize memory exchanges to improve sorting performance. The sorting algorithm in ReCSA can process various data types, such as integer, float, double, and strings. We also present experiments to evaluate the performance and energy efficiency against the state-of-the-art sort accelerators. The experimental results show that ReCSA has 90.92×, 46.13×, 27.38×, 84.57×, and 3.36× speedups against CPU-, GPU-, FPGA-, NDP-, and PIM-based platforms when processing numeric data sets. ReCSA also has 24.82×, 32.94×, and 18.22× performance improvement when processing string data sets compared with CPU-, GPU-, and FPGA-based platforms.
引用
收藏
相关论文
共 50 条
  • [31] AUTO-PRUNE: Automated DNN Pruning and Mapping for ReRAM-Based Accelerator
    Yang, Siling
    Chen, Weijian
    Zhang, Xuechen
    He, Shuibing
    Yin, Yanlong
    Sun, Xian-He
    PROCEEDINGS OF THE 2021 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ICS 2021, 2021, : 304 - 315
  • [32] ReRAM-based In-Memory Computation of Galois Field arithmetic
    Mandal, Swagata
    Bhattacharjee, Debjyoti
    Tavva, Yaswanth
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 1 - 6
  • [33] FullReuse: A Novel ReRAM-based CNN Accelerator Reusing Data in Multiple Levels
    Luo, Changhang
    Diao, Jietao
    Chen, Changlin
    2020 THE 5TH IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2020), 2020, : 177 - 183
  • [34] PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions
    Zhang, Yuhao
    Jia, Zhiping
    Pan, Yungang
    Du, Hongchao
    Shen, Zhaoyan
    Zhao, Mengying
    Shao, Zili
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [35] A Reduced Architecture for ReRAM-Based Neural Network Accelerator and Its Software Stack
    Ji, Yu
    Liu, Zixin
    Zhang, Youhui
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (03) : 316 - 331
  • [36] ReRAM-Sharing: Fine-Grained Weight Sharing for ReRAM-Based Deep Neural Network Accelerator
    Song, Zhuoran
    Li, Dongyue
    He, Zhezhi
    Liang, Xiaoyao
    Jiang, Li
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [37] Attacking ReRAM-based Architectures using Repeated Writes
    Joardar, Biresh Kumar
    Chakrabarty, Krishnendu
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [38] An efficient ReRAM-based inference accelerator for convolutional neural networks via activation reuse
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE ELECTRONICS EXPRESS, 2019, 16 (18) : 1 - 5
  • [39] RETRANSFORMER: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration
    Yang, Xiaoxuan
    Yan, Bonan
    Li, Hai
    Chen, Yiran
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [40] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,