A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication

被引：0
|
作者：
况立雪 [1 ]
池保勇 [1 ]
陈磊 [1 ]
贾雯 [2 ]
王志华 [1 ]
机构：
[1] Institute of Microelectronics,Tsinghua University
[2] Research Institute of Tsinghua University in
来源：
Journal of Semiconductors | 2014年 / 35卷 / 12期
关键词：
D O I：
暂无
中图分类号：
TN74 [频率合成技术、频率合成器]; TN928 [波导通信、毫米波通信];
学科分类号：
摘要：
A 40-GHz phase-locked loop(PLL) frequency synthesizer for 60-GHz wireless communication applications is presented. The electrical characteristics of the passive components in the VCO and LO buffers are accurately extracted with an electromagnetic simulator HFSS. A differential tuning technique is utilized in the voltage controlled oscillator(VCO) to achieve higher common-mode noise rejection and better phase noise performance. The VCO and the divider chain are powered by a 1.0 V supply while the phase-frequency detector(PFD)and the charge pump(CP) are powered by a 2.5 V supply to improve the linearity. The measurement results show that the total frequency locking range of the frequency synthesizer is from 37 to 41 GHz, and the phase noise from a 40 GHz carrier is –97.2 dBc/Hz at 1 MHz offset. Implemented in 65 nm CMOS, the synthesizer consumes a DC power of 62 m W, including all the buffers.
引用
收藏
页码：66 / 71
页数：6
相关论文
共 50 条
  • [31] A Multi-mode 30 GHz 2 Degree RMS Power Efficient Phase-Locked Loop Frequency Synthesizer
    Mahalingam, Nagarajan
    Wang, Yisheng
    Thangarasu, Bharatha Kumar
    Ma, Kaixue
    Yeol, Kiat Seng
    Tan, Yung Sern
    2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [32] A Fast Automatic Frequency Calibration (AFC) Scheme for Phase-Locked Loop (PLL) Frequency Synthesizer
    Jeong, Chan-Young
    Choi, Dong-Ho
    Yoo, Changsik
    RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, : 527 - 530
  • [33] Compact Modeling of Phase-Locked Loop Frequency Synthesizer for Transient Phase Noise and Jitter Simulation
    Liu, Lechang
    Pokharel, Ramesh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (01) : 166 - 170
  • [34] A 20 GHz optoelectronic phase-locked loop
    Vehovc, Samo
    Elektrotehniski Vestnik/Electrotechnical Review, 2001, 68 (05): : 300 - 305
  • [35] Design and implementation of a novel frequency modulation circuit using a phase-locked loop synthesizer
    Yang, SS
    Lee, JH
    Yeom, KW
    MICROWAVE JOURNAL, 2005, 48 (02) : 80 - +
  • [36] Design and implementation of a novel frequency modulation circuit using a phase-locked loop synthesizer
    Yang, Seong-Sik
    Lee, Jong-Hwan
    Yeom, Kyung-Whan
    Microwave Journal, 2005, 48 (02): : 80 - 92
  • [37] Ultra-Small Step Frequency Synthesizer for Control of Phase-Locked Loop Systems
    Zhmud, Vadim
    Ivoilov, Andrey
    Dimitrov, Lubomir
    2018 INTERNATIONAL SCIENTIFIC MULTI-CONFERENCE ON INDUSTRIAL ENGINEERING AND MODERN TECHNOLOGIES (FAREASTCON), 2018,
  • [38] A 6-GHZ 60-MW BICMOS PHASE-LOCKED LOOP
    RAZAVI, B
    SUNG, JJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (12) : 1560 - 1565
  • [39] A 24 GHz Low Power Low Phase Noise Dual-Mode Phase locked Loop Frequency Synthesizer for 60 GHz Applications
    Mahalingam, Nagarajan
    Wang, Yisheng
    Ma, Kaixue
    Yeo, Kiat Seng
    Mou, Shou Xian
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [40] FULLY DIGITALISED PHASE-LOCKED LOOP.
    Kraus, Kamil
    Electronic Engineering (London), 1981, 53 (652):
12345