A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication

被引：0

作者：

况立雪 ^{[1
]}

池保勇 ^{[1
]}

陈磊 ^{[1
]}

贾雯 ^{[2
]}

王志华 ^{[1
]}

机构：

[1] Institute of Microelectronics,Tsinghua University

[2] Research Institute of Tsinghua University in

来源：

Journal of Semiconductors | 2014年 / 35卷 / 12期

关键词：

D O I：

暂无

中图分类号：

TN74 [频率合成技术、频率合成器]; TN928 [波导通信、毫米波通信];

学科分类号：

摘要：

A 40-GHz phase-locked loop(PLL) frequency synthesizer for 60-GHz wireless communication applications is presented. The electrical characteristics of the passive components in the VCO and LO buffers are accurately extracted with an electromagnetic simulator HFSS. A differential tuning technique is utilized in the voltage controlled oscillator(VCO) to achieve higher common-mode noise rejection and better phase noise performance. The VCO and the divider chain are powered by a 1.0 V supply while the phase-frequency detector(PFD)and the charge pump(CP) are powered by a 2.5 V supply to improve the linearity. The measurement results show that the total frequency locking range of the frequency synthesizer is from 37 to 41 GHz, and the phase noise from a 40 GHz carrier is –97.2 dBc/Hz at 1 MHz offset. Implemented in 65 nm CMOS, the synthesizer consumes a DC power of 62 m W, including all the buffers.

引用

页码：66 / 71

页数：6

共 50 条

[41] Model-oriented design of a linear astatic phase-locked loop frequency synthesizer
Romanov, S. K.
Tikhomirov, N. M.
Len'shin, A. V.
Rakhmanin, D. N.
Tikhomirov, V. N.
2018 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO), 2018,
[42] A 60-GHz Phase-Locked Loop with Inductor-Less Wide Operation Range Prescaler in 90-nm CMOS
Hoshino, Hiroaki
Tachibana, Ryoichi
Mitomo, Toshiya
Ono, Naoko
Yoshihara, Yoshiaki
Fujimoto, Ryuichi
IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06): : 785 - 791
[43] A frequency steered phase-locked loop
Hill, MT
Cantoni, A
IEEE TRANSACTIONS ON COMMUNICATIONS, 1997, 45 (06) : 737 - 743
[44] A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit
Kuang, Xiaofei
Wu, Nanjian
Shou, Guoliang
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3290 - 3294
[45] Design of Intelligent Radio-Frequency Signal Generator Based on Phase-locked Loop Frequency Synthesizer
Sun, Zengyou
Tian, Yong
Zhang, Jin
2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 5, 2010, : 222 - 224
[46] Design of A 26GHz Phase-Locked Frequency Synthesizer in 0.13um CMOS
Chen Yueyang
Zhong Shun'an
Dang Hua
2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 2, 2009, : 541 - 544
[47] Design of 120:1 Frequency Divider for a 12.6 GHz Phase-Locked Loop
Duong, H. T.
Tran, N.
Huynh, A. T.
Le, H. V.
Skafidas, E.
2014 1ST AUSTRALIAN MICROWAVE SYMPOSIUM (AMS), 2014, : 33 - 34
[48] A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit
Kuang, Xiaofei
Wu, Nanjian
Shou, Guoliang
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3290 - 3294
[49] Synchronization-Phase Alignment of All-Digital Phase-Locked Loop Chips for a 60-GHz MIMO Transmitter and Evaluation of Phase Noise Effects
Salarpour, Mahdi
Farzaneh, Forouhar
Staszewski, Robert Bogdan
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 67 (07) : 3187 - 3199
[50] Analysis and Design of a 60 GHz Fully-Differential Frequency Doubler in 130 nm SiGe BiCMOS
Riess, Vincent
Testa, Paolo Valerio
Carta, Corrado
Ellinger, Frank
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,

← 1 2 3 4 5 →