NOVEL STACKED CAPACITOR CELL FOR 64MB DRAM

被引：0
|
作者：
WAKAMIYA, W
TANAKA, Y
KIMURA, H
MIYATAKE, H
SATOH, S
机构：
来源：
1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：69 / 70
页数：2
相关论文
共 50 条
  • [31] GARNET-FILMS FOR 64MB BUBBLE MEMORY DEVICES
    HOSOE, Y
    IMURA, R
    SUZUKI, R
    IKEDA, T
    IEEE TRANSACTIONS ON MAGNETICS, 1989, 25 (05) : 4254 - 4256
  • [32] 具有64MB存储能力的缓冲板
    彭海英
    电子计算机与外部设备, 1997, (03) : 19 - 19
  • [33] Novel DRAM cell with amplified capacitor for embedded application
    Cho, Hyun-Jin
    Lin, Ming-Ren
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 240 - 243
  • [34] 存储器模块:32MB、64MB取代16MB
    林桢
    世界电子元器件, 1998, (08) : 34 - 34
  • [35] Statistical Analysis of 64Mb SRAM for Optimizing Yield and Write Performance
    Narang, Gaurav
    Sharma, Pragya
    Jain, Mansi
    Grover, Anuj
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 411 - 416
  • [36] A SPREAD STACKED CAPACITOR (SSC) CELL FOR 64MBIT DRAMS
    INOUE, S
    HIEDA, K
    NITAYAMA, A
    HORIGUCHI, F
    MASUOKA, F
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 31 - 34
  • [37] NAND-STRUCTURED TRENCH CAPACITOR CELL TECHNOLOGIES FOR 256 MB DRAM AND BEYOND
    HAMAMOTO, T
    ISHIBASHI, Y
    AOKI, M
    SAITOH, Y
    YAMADA, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (07) : 789 - 796
  • [38] A 33-NS 64-MB DRAM
    OOWAKI, Y
    TSUCHIDA, K
    WATANABE, Y
    TAKASHIMA, D
    OHTA, M
    NAKANO, H
    WATANABE, S
    NITAYAMA, A
    HORIGUCHI, F
    OHUCHI, K
    MASUOKA, F
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1498 - 1505
  • [39] 配置64MB记忆Tornado Geforce2 MX登场
    木子
    广东电脑与电讯, 2001, (05) : 63 - 63
  • [40] Total ionizing dose effects on 64Mb 3.3V DRAMs
    Lee, CI
    Nguyen, DN
    Johnston, AH
    1997 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 1997, : 97 - 100
12345