NOVEL STACKED CAPACITOR CELL FOR 64MB DRAM

被引：0
|
作者：
WAKAMIYA, W
TANAKA, Y
KIMURA, H
MIYATAKE, H
SATOH, S
机构：
来源：
1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：69 / 70
页数：2
相关论文
共 50 条
  • [21] 异形——旅之星64MB腕存
    贫农
    大众硬件, 2004, (03) : 58 - 58
  • [22] 3D STACKED CAPACITOR CELL FOR MEGA BIT DRAM
    NAKANO, T
    YABU, T
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1988, 24 (04): : 301 - 317
  • [23] 3D stacked capacitor cell for Mega bit DRAM
    Nakano, Tomio
    Yabu, Takashi
    Fujitsu Scientific and Technical Journal, 1988, 24 (04): : 301 - 317
  • [24] SanDisk:发售64MB的miniSD卡
    电子科技, 2003, (15) : 6 - 6
  • [25] 适于100MHz主存储器总线的64Mb同步DRAM
    微电子技术, 1999, (02) : 51 - 51
  • [26] A NOVEL FINGERED STACKED CAPACITOR CELL
    NGUYEN, T
    NGUYEN, SV
    DOBUZINSKY, DM
    CARL, DA
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (07) : L111 - L113
  • [27] A DIAGONAL ACTIVE-AREA STACKED CAPACITOR DRAM CELL WITH STORAGE CAPACITOR ON BIT LINE
    KIMURA, S
    KAWAMOTO, Y
    KURE, T
    HASEGAWA, N
    KISU, T
    ETOH, J
    AOKI, M
    TAKEDA, E
    SUNAMI, H
    ITOH, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) : 737 - 743
  • [28] 让Linux认出大于64MB的内存
    范睿
    电脑应用文萃, 2001, (09) : 37 - 37
  • [29] The life time model using the correlation between dielectric thickness, and voltage stress for 64Mb DRAM accelerated reliability testing
    Kwon, Y
    Cha, N
    Hwang, S
    Cho, N
    Lee, W
    1998 IEEE INTERNATIONAL INTEGRATED RELIABIILTY WORKSHOP FINAL REPORT, 1998, : 45 - 48
  • [30] CROWN-SHAPED STACKED-CAPACITOR CELL FOR 1.5-V OPERATION 64-MB DRAMS
    KAGA, T
    KURE, T
    SHINRIKI, H
    KAWAMOTO, Y
    MURAI, F
    NISHIDA, T
    NAKAGOME, Y
    HISAMOTO, D
    KISU, T
    TAKEDA, E
    ITOH, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (02) : 255 - 261
12345