NOVEL STACKED CAPACITOR CELL FOR 64MB DRAM

被引:0
|
作者
WAKAMIYA, W
TANAKA, Y
KIMURA, H
MIYATAKE, H
SATOH, S
机构
来源
1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS | 1989年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:69 / 70
页数:2
相关论文
共 50 条
  • [41] A fully printable, self-aligned and planarized stacked capacitor DRAM cell technology for 1Gbit DRAM and beyond
    Kohyama, Y
    Ozaki, T
    Yoshida, S
    Ishibashi, Y
    Nitta, H
    Inoue, S
    Nakamura, K
    Aoyama, T
    Imai, K
    Hayasaka, N
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 17 - 18
  • [42] 造型突出,设计独到——成功“大拇指”64MB闪盘
    金刚经
    电子测试, 2002, (09) : 72 - 72
  • [43] Highly manufacturable high density phase change memory of 64Mb and beyond
    Ahn, SJ
    Song, YJ
    Jeong, CW
    Shin, JM
    Fai, Y
    Hwang, YN
    Lee, SH
    Ryoo, KC
    Lee, SY
    Park, JH
    Horii, H
    Ha, YH
    Yi, JH
    Kuh, BJ
    Koh, GH
    Jeong, GT
    Jeong, HS
    Kim, K
    Ryu, BI
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 907 - 910
  • [45] A 64-MB DRAM WITH MESHED POWER-LINE
    YAMADA, T
    NAKATA, Y
    HASEGAWA, J
    AMANO, N
    SHIBAYAMA, A
    SASAGO, M
    MATSUO, N
    YABU, T
    MATSUMOTO, S
    OKADA, S
    INOUE, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1506 - 1510
  • [46] AN EXPERIMENTAL 1.5-V 64-MB DRAM
    NAKAGOME, Y
    TANAKA, H
    TAKEUCHI, K
    KUME, E
    WATANABE, Y
    KAGA, T
    KAWAMOTO, Y
    MURAI, F
    IZAWA, R
    HISAMOTO, D
    KISU, T
    NISHIDA, T
    TAKEDA, E
    ITOH, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) : 465 - 472
  • [47] Analysis of circuit degradation due to hot-carrier effects in 64Mb DRAMs
    Huh, Y
    Yang, DY
    Sung, YK
    SOLID-STATE ELECTRONICS, 1996, 39 (10) : 1501 - 1506
  • [48] RECESSED MEMORY ARRAY TECHNOLOGY FOR A DOUBLE CYLINDRICAL STACKED CAPACITOR CELL OF 256M-DRAM
    SAGARA, K
    KURE, T
    SHUKURI, S
    YUGAMI, J
    HASEGAWA, N
    GOTO, H
    YAMASHITA, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (11) : 1313 - 1322
  • [50] A CAPACITOR OVER BIT-LINE (COB) STACKED CAPACITOR CELL USING LOCAL INTERCONNECT LAYER FOR 64 MBDRAMS
    KASAI, N
    SAKAO, M
    ISHIJIMA, T
    IKAWA, E
    WATANABE, H
    TAKESHIMA, T
    TANABE, N
    TERADA, K
    KIKKAWA, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (04) : 548 - 555