ENDURANCE OF EEPROMS WITH ON-CHIP ERROR CORRECTION

被引：3
|
作者：
HAIFLEY, T
机构：
来源：
IEEE TRANSACTIONS ON RELIABILITY | 1987年 / 36卷 / 02期
关键词：
D O I：
10.1109/TR.1987.5222346
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：222 / 223
页数：2
相关论文
共 50 条
  • [21] On-chip triple-error correction and quadruple-error detection ECC structure for ultra-large, single-chip memories
    Alzahrani, FM
    Chen, T
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2000, 26 (05) : 317 - 335
  • [22] Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses
    Yeow Meng Chee
    Charles J. Colbourn
    Alan Chi Hung Ling
    Hui Zhang
    Xiande Zhang
    [J]. Designs, Codes and Cryptography, 2015, 77 : 479 - 491
  • [23] Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses
    Chee, Yeow Meng
    Colbourn, Charles J.
    Ling, Alan Chi Hung
    Zhang, Hui
    Zhang, Xiande
    [J]. DESIGNS CODES AND CRYPTOGRAPHY, 2015, 77 (2-3) : 479 - 491
  • [24] Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link
    Maheswari, M.
    Seetharaman, G.
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (04): : 387 - 400
  • [25] On-chip simultaneous measurement of humidity and temperature using cascaded photonic crystal microring resonators with error correction
    Wang, Jianfu
    Chew, Suen Xin
    Song, Shijie
    LI, Liwei
    Nguyen, Linh
    Yi, Xiaoke
    [J]. OPTICS EXPRESS, 2022, 30 (20) : 35608 - 35623
  • [26] Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link
    M. Maheswari
    G. Seetharaman
    [J]. Journal of Electronic Testing, 2014, 30 : 387 - 400
  • [27] THE ENDURANCE OF EEPROMS UTILIZING FAULT TOLERANT MEMORY CELLS
    HAIFLEY, T
    SOWARDS, D
    [J]. PROCEEDINGS ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 1990, (SYM): : 378 - 380
  • [28] Overcoming erase/write-endurance limitations in EEPROMs
    Buitenkant, P
    [J]. EDN, 2000, 45 (20) : 95 - +
  • [29] Checkpointing and error recovery in a uniprocessor system with on-chip cache
    Ahmed, RE
    [J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 417 - 422
  • [30] Adaptive error correction in Orthogonal Latin Square Codes for low-power, resilient on-chip interconnection network
    Lee, Seung Eun
    [J]. MICROELECTRONICS RELIABILITY, 2013, 53 (03) : 509 - 511
12345