BUS ARBITER STREAMLINES MULTIPROCESSOR DESIGN

被引：0

|

作者：

NADIR, J

MCCORMICK, B

机构：

来源：

COMPUTER DESIGN | 1980年 / 19卷 / 06期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：103 / 109

页数：7

相关论文

共 50 条

[41] BUS STRUCTURE EASES MULTIPROCESSOR INTEGRATION.
White, George P.
Electronic Systems Technology and Design/Computer Design's, 1984, 23 (07): : 129 - 135
[42] Design of dynamically configurable code division multiple access (CDMA) arbiter and dynamically configurable CDMA bus for SoCs
Chitra, S. Hema
Vanathi, P.T.
Modelling, Measurement and Control A, 2010, 83 (1-2): : 1 - 16
[43] Adaptive routing for a bus-based multiprocessor
Fazio, VJ
ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 37 - 50
[44] Software streamlines headboard design
不详
MECHANICAL ENGINEERING, 2001, 123 (12) : 16 - +
[45] Formal verification of an IBM CoreConnect™ processor local bus arbiter core
Goel, A
Lee, WR
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 196 - 200
[46] Autodesk streamlines design data
Rowe, J
COMPUTER GRAPHICS WORLD, 2001, 24 (06) : 12 - 12
[47] Software streamlines airport design
不详
CIVIL ENGINEERING, 1999, 69 (10): : 64 - 64
[48] Smart Bus Arbiter for QoS control in H.264 decoders
Lee, Chanho
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (01) : 33 - 39
[49] LSI STREAMLINES INSTRUMENT INTERFACE WITH STANDARD IEEE-488 BUS
PIEPER, J
GROSSI, RJ
ELECTRONICS, 1979, 52 (09): : 145 - 150
[50] COMPARATIVE PERFORMANCE ANALYSIS OF SINGLE BUS MULTIPROCESSOR ARCHITECTURES
MARSAN, MA
BALBO, G
CONTE, G
IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (12) : 1179 - 1191

← 1 2 3 4 5 →