BUS ARBITER STREAMLINES MULTIPROCESSOR DESIGN

被引：0
|
作者：
NADIR, J
MCCORMICK, B
机构：
来源：
COMPUTER DESIGN | 1980年 / 19卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：103 / 109
页数：7
相关论文
共 50 条
  • [31] A VARIABLE PRIORITY ARBITER FOR RESOURCE-ALLOCATION IN ASYNCHRONOUS MULTIPROCESSOR SYSTEMS
    LENT, B
    MICROPROCESSING AND MICROPROGRAMMING, 1982, 9 (05): : 299 - 307
  • [32] VHDL program enables PCI-bus-arbiter core
    Di Rocco, Antonio
    EDN, 2007, 52 (19) : 70 - 70
  • [33] VHDL Implementation of PCI Bus Arbiter Using Arbitration Algorithms
    Saini, Paramjot
    Singh, Mandeep
    Singh, Balwinder
    CONTEMPORARY COMPUTING, 2011, 168 : 559 - +
  • [34] Design and implementation of a reconfigurable arbiter
    Huang, Yu-Jung
    Chen, Yu-Hung
    Yang, Chien-Kai
    Lin, Shih-Jhe
    LECTURE NOTES IN SIGNAL SCIENCE, INTERNET AND EDUCATION (SSIP'07/MIV'07/DIWEB'07), 2007, : 100 - +
  • [35] TOKEN BUS COMMUNICATIONS WITHIN A MULTIPROCESSOR SYSTEM
    COOLING, J
    ALHASAWI, W
    MICROPROCESSORS AND MICROSYSTEMS, 1987, 11 (04) : 187 - 195
  • [36] A multiprocessor server with a new highly pipelined bus
    Hahn, WJ
    Ki, A
    Rim, KW
    Kim, SW
    10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, 1996, : 512 - 517
  • [37] APPROXIMATE MODELS OF MULTIPLE BUS MULTIPROCESSOR SYSTEMS
    TOWSLEY, D
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (03) : 220 - 228
  • [38] Performance analysis of multiprocessor systems with bus architecture
    Matsunaga, Toshio, 1600, (22):
  • [39] THE PIPELINE BUS - AN INTERCONNECTION NETWORK FOR MULTIPROCESSOR SYSTEMS
    FRANKE, B
    HARNEIT, R
    KERN, A
    ZEIDLER, HC
    PARALLEL COMPUTING, 1988, 7 (03) : 403 - 412
  • [40] OPTICAL INTERCONNECTION FOR MULTIPROCESSOR COMPUTER BUS SYSTEMS
    STUCKY, O
    SHOEMAKER, RL
    MANNER, R
    BARTELS, PH
    OPTICAL ENGINEERING, 1989, 28 (11) : 1185 - 1192
12345