共 50 条
- [1] Analysis of performance limitations in multithreaded multiprocessor architectures [J]. SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, 2001, : 43 - 52
- [3] A comparison of five different multiprocessor SoC bus architectures [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 202 - 209
- [4] Performance analysis of multiprocessor architectures via analytical simulation [J]. Proceedings of the IEEE Annual Simulation Symposium, 2000, : 326 - 332
- [5] A COMPARATIVE-ANALYSIS OF CACHE MEMORY ARCHITECTURES FOR THE MULTIPLUS MULTIPROCESSOR [J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 555 - 562
- [7] PERFORMANCE ANALYSIS OF A CSMA/CD BUS BASED MULTIPROCESSOR SYSTEM [J]. 1989 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-3: BRIDGING THE GAP : INTEROPERABILITY, SURVIVABILITY, SECURITY, 1989, : 799 - 805
- [10] VME BUS PERFORMANCE IN MULTIPROCESSOR SYSTEMS [J]. PROCEEDINGS OF THE 1989 IEEE PARTICLE ACCELERATOR CONFERENCE, VOLS 1-3: ACCELERATOR SCIENCE AND TECHNOLOGY, 1989, : 1654 - 1656